Ian O'Connor

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Arnaud Poittevin

> Home > Persons > Ian O'Connor

Publications

2022
[c107]
- view
  authority control:
- export record
  dblp key:
  - conf/newcas/PoittevinOMBMML22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/newcas/PoittevinOMBMML22
Arnaud Poittevin, Ian O'Connor, Cédric Marchand, Alberto Bosio, Cristell Maneux, Chhandak Mukherjee, Guilhem Larrieu, Abhishek Kumar:
A Logic Cell Design and routing Methodology Specific to VNWFET. NEWCAS 2022: 460-464
[c106]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/ReveilMMDMKLLPO22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/ReveilMMDMKLLPO22
Lucas Réveil, Chhandak Mukherjee, Cristell Maneux, Marina Deng, François Marc, Abhishek Kumar, Aurélie Lecestre, Guilhem Larrieu, Arnaud Poittevin, Ian O'Connor, Oskar Baumgartner, David Pirker:
Analysis of an Inverter Logic Cell based on 3D Vertical NanoWire Junction-Less Transistors. VLSI-SoC 2022: 1-2
2021
[c104]
- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/BosioCMOFPT21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/BosioCMOFPT21
Alberto Bosio, Mayeul Cantan, Cédric Marchand, Ian O'Connor, Petr Fiser, Arnaud Poittevin, Marcello Traiola:
Emerging Technologies: Challenges and Opportunities for Logic Synthesis. DDECS 2021: 93-98
2020
[c94]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/MukherjeeDMMPOB20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/MukherjeeDMMPOB20
Chhandak Mukherjee, Marina Deng, François Marc, Cristell Maneux, Arnaud Poittevin, Ian O'Connor, Sébastien Le Beux, Cédric Marchand, Abhishek Kumar, Aurélie Lecestre, Guilhem Larrieu:
3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model. VLSI-SOC 2020: 76-81
[c93]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi/PoittevinMOMLDB20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/PoittevinMOMLDB20
Arnaud Poittevin, Chhandak Mukherjee, Ian O'Connor, Cristell Maneux, Guilhem Larrieu, Marina Deng, Sébastien Le Beux, François Marc, Aurélie Lecestre, Cédric Marchand, Abhishek Kumar:
3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model. VLSI-SoC (Selected Papers) 2020: 301-321
[i4]
- view
  - electronic edition @ arxiv.org (open access)
  - details & citations
- export record
  dblp key:
  - journals/corr/abs-2005-14039
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2005-14039
C. Mukherjee, Marina Deng, François Marc, Cristell Maneux, Arnaud Poittevin, Ian O'Connor, Sébastien Le Beux, Abhishek Kumar, Aurélie Lecestre, Guilhem Larrieu:
3D logic cells design and results based on Vertical NWFET technology including tied compact model. CoRR abs/2005.14039 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.