Tapan Kumar Nayak

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Jubin Mitra

> Home > Persons > Tapan Kumar Nayak

Publications

2021
[j9]
- view
  authority control:
- export record
  dblp key:
  - journals/cphysics/KhanMN21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cphysics/KhanMN21
Shuaib Ahmad Khan, Jubin Mitra, Tapan Kumar Nayak:
Development of FPGA based phase alignment logic for the high speed protocol in HEP Experiments. Comput. Phys. Commun. 259: 107649 (2021)
2018
[j8]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/MitraN18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/MitraN18
Jubin Mitra, Tapan Kumar Nayak:
An FPGA-Based Phase Measurement System. IEEE Trans. Very Large Scale Integr. Syst. 26(1): 133-142 (2018)
2017
[j7]
- view
  authority control:
- export record
  dblp key:
  - journals/integration/MitraN17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/MitraN17
Jubin Mitra, Tapan Kumar Nayak:
Reconfigurable very high throughput low latency VLSI (FPGA) design architecture of CRC 32. Integr. 56: 1-14 (2017)
2016
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/MitraKPMCN16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/MitraKPMCN16
Jubin Mitra, Shuaib Ahmad Khan, Rourab Paul, Sanjoy Mukherjee, Amlan Chakrabarti, Tapan Kumar Nayak:
Error Resilient Secure Multi-gigabit Optical Link Design for High Energy Physics Experiment. VLSID 2016: 427-432
2015
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/ises/MitraN15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/MitraN15
Jubin Mitra, Tapan Kumar Nayak:
Reconfigurable Concurrent VLSI (FPGA) Design Architecture of CRC-32 for High-Speed Data Communication. iNIS 2015: 112-117

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.