A real-time hardware scheduler embedded in a processor core.

Claudia Mathis Reinhold Weiss A real-time hardware scheduler embedded in a processor core. 374-377 1999 conf/cata/1999 CATA db/conf/cata/cata1999.html#MathisW99