Jens-Peter Kaps, Rajesh Velegalati: DPA Resistant AES on FPGA Using Partial DDL. FCCM 2010: 273-280