"Design of parallel conversion multichannel analog to digital converter for ..."

Gnanasekaran Dhanabalan, Sankar Tamil Selvi (2015)

> Home

Details and statistics

DOI: 10.1016/J.CSI.2014.12.002

access: closed

type: Journal Article

metadata version: 2023-08-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/csi/DhanabalanS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/csi/DhanabalanS15
Gnanasekaran Dhanabalan, Sankar Tamil Selvi:
Design of parallel conversion multichannel analog to digital converter for scan time reduction of programmable logic controller using FPGA. Comput. Stand. Interfaces 39: 12-21 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.