Yi-Wei Lin, Malgorzata Marek-Sadowska, Wojciech Maly: Layout Generator for Transistor-Level High-Density Regular Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(2): 197-210 (2010)