Yifang Liu Rupesh S. Shelar Jiang Hu 0001 Simultaneous Technology Mapping and Placement for Delay Minimization. 416-426 2011 30 IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 3 https://doi.org/10.1109/TCAD.2010.2089569 db/journals/tcad/tcad30.html#LiuSH11