Akhil Garg, Prashant Dubey: Fuse Area Reduction based on Quantitative Yield Analysis and Effective Chip Cost. DFT 2006: 166-174