<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE book-part-wrapper PUBLIC "-//NLM//DTD BITS Book Interchange DTD with OASIS and XHTML Tables v2.0 20151225//EN" "BITS-book-oasis2.dtd">
<book-part-wrapper dtd-version="2.0" xml:lang="en" content-type="research-article" xmlns:xlink="http://www.w3.org/1999/xlink">
  <collection-meta collection-type="book-series">
    <collection-id collection-id-type="doi">10.1145/acmotherconferences</collection-id>
    <title-group>
      <title>ACM Other Conferences</title>
    </title-group>
  </collection-meta>
  <book-meta>
    <book-id book-id-type="acm-id">0000000</book-id>
    <book-id book-id-type="doi">10.5555/0000000</book-id>
    <book-title-group>
      <book-title>Proceedings of the Dagstuhl Seminar Proceedings, Volume 6141</book-title>
      <alt-title alt-title-type="acronym"/>
    </book-title-group>
  </book-meta>
  <book-part book-part-type="chapter" xml:lang="en">
    <book-part-meta>
      <book-part-id book-part-id-type="doi">10.4230/DagSemProc.06141.13</book-part-id>
      <book-part-id book-part-id-type="article-no">13</book-part-id>
      <subj-group subj-group-type="ccs2012"/>
      <title-group>
        <title>QUKU: A Coarse Grained Paradigm for FPGAs</title>
      </title-group>
      <contrib-group>
        <contrib contrib-type="author" id="artseq-00001">
          <name>
            <surname>Shukla</surname>
            <given-names>Sunil</given-names>
          </name>
          <role>Author</role>
        </contrib>
        <contrib contrib-type="author" id="artseq-00002">
          <name>
            <surname>Bergmann</surname>
            <given-names>Neil W.</given-names>
          </name>
          <role>Author</role>
        </contrib>
        <contrib contrib-type="author" id="artseq-00003">
          <name>
            <surname>Becker</surname>
            <given-names>Jürgen</given-names>
          </name>
          <role>Author</role>
        </contrib>
      </contrib-group>
      <pub-date date-type="publication">
        <day>09</day>
        <month>10</month>
        <year>2006</year>
      </pub-date>
      <fpage>1</fpage>
      <lpage>8</lpage>
      <abstract>
        <p>To fill the gap between increasing demand for reconfigurability and performance efficiency, CGRAs are seen to be an emerging platform. The advantage lies in quick dynamic reconfiguration and power efficiency. Despite having these advantages they have failed to show their mark. This paper describes the QUKU architecture, which uses a coarse-grained dynamically reconfigurable PE array (CGRA) overlaid on an FPGA. The low-speed reconfigurability of the FPGA is used to optimize the CGRA for different applications, whilst the high-speed CGRA reconfiguration is used within an application for operator re-use.</p>
      </abstract>
      <kwd-group>
        <kwd>FPGA</kwd>
        <kwd>CGRA</kwd>
        <kwd>Reconfiguration</kwd>
      </kwd-group>
    </book-part-meta>
    <back>
      <ref-list specific-use="unparsed"/>
    </back>
  </book-part>
</book-part-wrapper>
