A fast pipelined multi-mode DES architecture operating in IP representation
Résumé
The Data Encryption Standard (DES) is a cipher that is still used in a broad range of applications, from smart- cards, where it is often implemented as a tamper-resistant embedded co-processor, to PCs, where it is implemented in software (for instance to compute crypt(3) on UNIX platforms.) To the authors’ knowledge, implementations of DES published so far are based on the straightforward ap- plication of the NIST standard. This article describes an innovative architecture that features a speed increase for both hardware and software implementations, compared to the state-of-the-art. For example, the proposed architec- ture, at constant size, is about twice as fast as the state- of-the-art for 3DES-CBC. The first contribution of this ar- ticle is an hardware architecture that minimizes the com- putation time overhead caused by key and message loading. The second contribution is an optimal chaining of computa- tions, typically required when “operation modes” are used. The optimization is made possible by a novel computation paradigm, called “IP representation”.
| Origine | Fichiers produits par l'(les) auteur(s) |
|---|---|
| Licence |