MC33290
MC33290
ARCHIVE INFORMATION
applications, it is suited for other serial communication applications. D SUFFIX
It is parametrically specified over an ambient temperature range of EF SUFFIX (PB-FREE)
-40ºC ≤ TA ≤ 125ºC and 8.0 V ≤ VBB ≤ 18 V supply. The economical 98ASB42564B
SO-8 surface-mount plastic package makes the 33290 very cost 8-PIN SOICN
effective.
ORDERING INFORMATION
Features
Temperature
• Operates Over Wide Supply Voltage of 8.0 to 18V Device Package
Range (TA)
• Operating Temperature of -40 to 125°C
MC33290D/R2
• Interfaces Directly to Standard CMOS Microprocessors -40 to 125°C 8-SOICN
• ISO K Line Pin Protected Against Shorts to Ground MCZ33290EF/R2
• Thermal Shutdown with Hysteresis
• ISO K Line Pin Capable of High Currents
• ISO K Line Can Be Driven with up to 10 nF of Parasitic
Capacitance
• 8.0 kV ESD Protection Attainable with Few Additional Components
• Standby Mode: No VBat Current Drain with VDD at 5.0 V
• Low Current Drain During Operation with VDD at 5.0 V
• Pb-Free Packaging Designated by Suffix Code EF
+VBAT
VDD
33290
VDD VDD VBB
MCU
ISO K-Line
Dx CEN ISO
SCIRx D RX
T xD
SCITx D TX
GND R xD
Freescale Semiconductor, Inc. reserves the right to change the detail specifications, as
may be required, to permit improvements in the design of its products.
© Freescale Semiconductor, Inc., 2006-2008. All rights reserved.
INTERNAL BLOCK DIAGRAM
VBB 3.0 kΩ
1 50 V 20 V
200 Ω RX
6
10 V 10 V
ISO
4
ARCHIVE INFORMATION
ARCHIVE INFORMATION
RHys
Master
Bias
CEN
8 40 V
VDD 125 kΩ
Thermal
Shutdown GND
7
125 kΩ 3
TX 2.0 kΩ
5 10 V 10 V
33290
PIN CONNECTIONS
VBB 11 88 CEN
NC 22 77 VDD
GND 33 66 RX
ISO 44 55 TX
ARCHIVE INFORMATION
1 VBB Battery power through external resistor and diode.
Notes
1. NC pins should not have any connections made to them. NC pins are not guaranteed to be open circuits.
33290
ELECTRICAL CHARACTERISTICS
MAXIMUM RATINGS
ARCHIVE INFORMATION
ISO Short Circuit Current Limit IISO(LIM) 1.0 A
(3)
ESD Voltage V
Human Body Model (4) VESD1 ±2000
Machine Model (4) VESD2 ±200
33290
ARCHIVE INFORMATION
VBB Sleep State Current IBB(SS) µA
VBB = 16 V, Tx = 0.8 VDD, CEN = 0.3 VDD – – 50
Chip Enable V
Input High-Voltage Threshold (8) VIH(CEN) 0.7 VDD – –
Input Low-Voltage Threshold (9) VIL(CEN) – – 0.3 VDD
Notes
8. When IBB transitions to >100 µA.
9. When IBB transitions to <100 µA.
10. Enable pin has an internal current pull-down. Pull-down current is measured with CEN pin at 0.3 VDD.
11. Measured by ramping TX down from 0.7 VDD and noting TX value at which ISO falls below 0.2 VBB.
12. Measured by ramping TX up from 0.3 VDD and noting the value at which ISO rises above 0.9 VBB.
13. Tx pin has internal current pull-up. Pull-up current is measured with TX pin at 0.7 VDD.
14. Thermal Shutdown performance (TLIM) is guaranteed by design but not production tested.
33290
ISO I/O
ARCHIVE INFORMATION
Internal Pull-Up Current IPU(ISO) µA
RISO = ∞ Ω, TX = 0.8 VDD, VISO = 9.0 V, VBB = 18 V -5.0 – -140
Notes
15. ISO ramped from 0.8 VBB to 0.4 VBB, Monitor RX, Value of ISO voltage at which RX transitions to 0.3 VDD.
16. ISO ramped from 0.4 VBB to 0.8 VBB, Monitor RX, Value of ISO voltage at which RX transitions to 0.7 VDD.
17. Input Hysteresis, VHys(ISO) = VIH(ISO) - VIL(ISO).
18. ISO has internal current limiting.
33290
ARCHIVE INFORMATION
Notes
19. Time required ISO voltage to transition from 0.8 VBB to 0.2 VBB.
20. Changes in the value of CISO affect the rise and fall time but have minimal effect on Propagation Delay.
21. Step TX voltage from 0.2 VDD to 0.8 VDD. Time measured from VIH(ISO) until VISO reaches 0.3 VBB.
22. Step TX voltage from 0.8 VDD to 0.2 VDD. Time measured from VIL(ISO) until VISO reaches 0.7 VBB.
33290
1.2
0.6
ARCHIVE INFORMATION
0.475 8.0 V
-50 0 50 100 150 0
-50 0 50 100 150
TA, AMBIENT TEMPERATURE (°C)
TA, AMBIENT TEMPERATURE (°C)
Figure 4. ISO Input Threshold/VBB vs. Temperature Figure 6. ISO Fall Time vs. Temperature
0.95 0.7
tPD(ISO), PROPAGATION DELAY (µs)
VDD = 5.25 V, VBB = 18 V
tfall(ISO), ISO FALL TIME (µs)
0.9 PdH-L
VDD = 5.25 V, VBB = 18 V 0.6
VDD = 4.75 V, VBB = 8.0 V
0.85
0.5
0.8
0.4
0.75
VDD = 4.75 V, VBB = 8.0 V
0.3
0.7 VDD = 5.25 V, VBB = 18 V PdL-H
VDD = 4.75 V, VBB = 8.0 V
0.65 0.2
-50 0 50 100 150 -50 0 50 100 150
TA, AMBIENT TEMPERATURE (°C) TA, AMBIENT TEMPERATURE (°C)
Figure 5. ISO Output/VBB vs. Temperature Figure 7. ISO Propagation Delay vs. Temperature
33290
TYPICAL APPLICATIONS
INTRODUCTION
The 33290 is a serial link bus interface device conforming microcontroller to the communication bus. The 33290
to the ISO 9141 physical bus specification. The device was incorporates circuitry to interface the digital translations from
designed for automotive environment usage compliant with 5.0 V microcontroller logic levels to battery level logic and
On-Board Diagnostic (OBD) requirements set forth by the from battery level logic to 5.0 V logic levels. The 33290 is built
California Air Resources Board (CARB) using the ISO K line. using Freescale Semiconductor’s SMARTMOS process and
The device does not incorporate an ISO L line. It provides bi- is packaged in an 8-pin plastic SOIC.
directional half-duplex communications interfacing from a
FUNCTIONAL DESCRIPTION
ARCHIVE INFORMATION
ARCHIVE INFORMATION
The 33290 transforms 5.0 V microcontroller logic signals passive pull-up to VDD, while the CEN input has an internal
to battery level logic signals and visa versa. The maximum passive pull-down to ground.
data rate is set by the fall time and the rise time. The fall time A pull-up to battery is internally provided as well as an
is set by the output driver. The rise time is set by the bus active data pull-down. The internal active pull-down is
capacitance and the pull-up resistors on the bus. The fall time current-limit-protected against shorts to battery and further
of the 33290 allows data rates up to 150 kbps using a 30 protected by thermal shutdown. Typical applications have
percent maximum bit time transition value. The serial link reverse battery protection by the incorporation of an external
interface will remain fully functional over a battery voltage 510 Ω pull-up resistor and diode to battery.
range of 6.0 to 18 V. The device is parametrically specified
Reverse battery protection of the device is provided by
over a dynamic VBB voltage range of 8.0 to 18 V.
using a reverse battery blocking diode (“D” in the Simplified
Required input levels from the microcontroller are ratio- Application Diagram on page 1). Battery line transient
metric with the VDD voltage normally used to power the protection of the device is provided for by using a 45 V zener
microcontroller. This enhances the 33290’s ability to remain and a 500 Ω resistor connected to the VBB source as shown
in harmony with the RX and TX control input signals of the in the same diagram. Device ESD protection from the
microcontroller. The RX and TX control inputs are compatible communication lines exiting the module is through the use of
with standard 5.0 V CMOS circuitry. For fault-tolerant the capacitor connected to the VBB device pin and the
purposes the TX input from the microcontroller has an internal capacitor used in conjunction with the 27 V zener connected
to the ISO pin.
33290
PACKAGING
PACKAGE DIMENSIONS
For the most current package revision, visit [Link] and perform a keyword search using the “98A” listed below.
ARCHIVE INFORMATION
ARCHIVE INFORMATION
D SUFFIX
EF SUFFIX (PB-FREE)
8-PIN
PLASTIC PACKAGE
98ASB42564B
REV. U
33290
REVISION HISTORY
ARCHIVE INFORMATION
• Updated to the current Freescale form and style.
33290
ARCHIVE INFORMATION
How to Reach Us:
Home Page: RoHS-compliant and/or Pb-free versions of Freescale products have the functionality
[Link] and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free
Web Support: counterparts. For further information, see [Link] or contact your
[Link] Freescale sales representative.
USA/Europe or Locations Not Listed: For information on Freescale’s Environmental Products program, go to http://
Freescale Semiconductor, Inc. [Link]/epp.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
[Link]/support
MC33290
Rev 8.0
8/2008