This document discusses the logic design of a half adder. It provides the truth tables for the sum and carry out outputs of a half adder for the four possible input combinations of 0 and 1 on two input bits. The truth tables show the sum and carry out output for each of the 00, 01, 10, and 11 input states.
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0 ratings0% found this document useful (0 votes)
38 views5 pages
Half Adder Design by S M Rahid Haque
This document discusses the logic design of a half adder. It provides the truth tables for the sum and carry out outputs of a half adder for the four possible input combinations of 0 and 1 on two input bits. The truth tables show the sum and carry out output for each of the 00, 01, 10, and 11 input states.