Scribd
Upload
138 views4 pages

Priority Encoder

The document describes an 8:3 priority encoder circuit. It contains a schematic showing the connections between an 8-input NAND gate and 3 output lines. The circuit uses the NAND gate to determine the highest priority input line activated, outputting a 1 on the corresponding output line and 0s on the others.

Uploaded by

Keerthi Sadhana
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
138 views4 pages

Priority Encoder

The document describes an 8:3 priority encoder circuit. It contains a schematic showing the connections between an 8-input NAND gate and 3 output lines. The circuit uses the NAND gate to determine the highest priority input line activated, outputting a 1 on the corresponding output line and 0s on the others.

Uploaded by

Keerthi Sadhana
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd

8:3 priority encoder

04D

ut1A

4Ls04D

040
8:3 priority encoder

UAA 4L4D

4LS0

42M

74DAD
VDD
*** ****

**** ++

. .

..... . .

. .
Priority Encoder
.

,...
::: ,54 +

*******

...........,...,.............
, .
- -

. .. .,..... ...
+ + + +

. . . . . ........
VDD
.. . .

. 5.OV......., ::::::
. .. $9

2 Priority Encoder
,

.. ....
2.5v

.. . . .. .. . ..

... .... ............

. .

,
, . . . . . . . .

+ +
.

You might also like