S93C46A-Seiko Instruments
S93C46A-Seiko Instruments
3_00
Features
y Low power consumption y Endurance : 106 cycles/word
Standby : 1.0 µA Max. (VCC=5.5 V) y Data retention : 10 years
Operating : 0.8 mA Max. (VCC=5.5 V)
: 0.4 mA Max. (VCC=2.5 V) y S-93C46A : 1K bits NM93CS46 instruction code compatible
y Wide operating voltage range y S-93C56A : 2K bits NM93CS56 instruction code compatible
Read/Write : 1.8 to 5.5 V y S-93C66A : 4K bits NM93CS66 instruction code compatible
y Sequential read capable
Packages
y 8-pin DIP (PKG drawing code : DP008-A)
y 8-pin SOP (PKG drawing code : FJ008-D)
y 8-pin TSSOP (PKG drawing code : FT008-E)
y 8-pin MSOP (PKG drawing code : FN008-A)
Pin Assignment
8-pin DIP 8-pin SOP1 8-pin SOP2 8-pin TSSOP
Top view Top view Top view Top view
SK 4 5 DI DO 4 5 GND S-93C46AFT
DI 3 6 TEST S-93C56AFT
S-93C46AFJ S-93C46ADFJ S-93C66AFT
DO 4 5 GND S-93C56AFJ S-93C56ADFJ
8-pin MSOP
S-93C66AFJ S-93C66ADFJ
S-93C46ADP-1A Top view
S-93C56ADP-1A VCC 1 8 CS
S-93C66ADP-1A NC 2 7 SK
TEST 3 6 DI
GND 4 5 DO
S-93C46AMFN
* See Dimensions S-93C56AMFN
S-93C66AMFN
Figure 1
Pin Functions
Table 1
Pin Number
Name Function
DIP SOP1 SOP2 TSSOP MSOP
CS 1 3 1 1 8 Chip select input
SK 2 4 2 2 7 Serial clock input
DI 3 5 3 3 6 Serial data input
DO 4 6 4 4 5 Serial data output
GND 5 7 5 5 4 Ground
Test pin (normally kept open)
TEST 6 8 6 6 3
(can be connected to GND or Vcc)
NC 7 1 7 7 2 No Connection
VCC 8 2 8 8 1 Power supply
Block Diagram
Address VCC
Memory array
decoder GND
SK Clock generator
Figure 2
Instruction Set
Table 2
Start Op Address
Instruction Data
Bit Code
S-93C46A S-93C56A S-93C66A
READ/WRITE/ERASE
1.8 5.5 V
Power supply voltage VCC EWEN/EWDS
WRAL/ERAL 2.5 5.5 V
VCC=4.5 to 5.5 V 2.0 Vcc V
High level input voltage VIH VCC=2.7 to 4.5 V 0.8×Vcc Vcc V
VCC=1.8 to 2.7 V 0.8×Vcc Vcc V
VCC=4.5 to 5.5 V 0.0 0.8 V
Low level input voltage VIL VCC=2.7 to 4.5 V 0.0 0.2×Vcc V
VCC=1.8 to 2.7 V 0.0 0.15×Vcc V
Pin Capacitance
Table 5
(Ta=25 °C, f=1.0 MHz, VCC=5 V)
Endurance
Table 6
Parameter Symbol Min. Typ. Max. Unit
DC Electrical Characteristics
Table 7
Table 8
AC Electrical Characteristics
Table 9
Input pulse voltage 0.1×VCC to 0.9×VCC
Output reference voltage 0.5×VCC
Output load 100pF
Table 10
VCC=4.5 to 5.5V VCC=2.5 to 4.5 V VCC=1.8 to 2.5V
Parameter Smbl Unit
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max.
CS setup time tCSS 0.2 — — 0.4 — — 1.0 — — µs
CS hold time tCSH 0 — — 0 — — 0 — — µs
CS deselect time tCDS 0.2 — — 0.2 — — 0.4 — — µs
Data setup time tDS 0.1 — — 0.2 — — 0.4 — — µs
Data hold time tDH 0.1 — — 0.2 — — 0.4 — — µs
Output delay tPD — — 0.4 — — 1.0 — — 2.0 µs
Clock frequency fSK 0 — 2.0 0 — 0.5 — — 0.25 MHz
Clock pulse width tSKH, tSKL 0.25 — — 1.0 — — 2.0 — — µs
Output disable time tHZ1, tHZ2 0 — 0.15 0 — 0.5 0 — 1.0 µs
Output enable time tSV 0 — 0.15 0 — 0.5 0 — 1.0 µs
Programming time tPR — 4.0 10.0 — 4.0 10.0 — 4.0 10.0 ms
tCSS tCDS
CS
tSKH tSKL tCSH
SK
tDS tDH tDS tDH
tPD tPD
Hi-Z Hi-Z
DO
tSV
(READ) tHZ1
tHZ2
Hi-Z Hi-Z
DO
(VERIFY)
Operation
Instructions (in the order of start-bit, instruction, address, and data) are latched to DI in synchronization with the rising
edge of SK after CS goes high. A start-bit can only be recognized when the high of DI is latched to the rising edge of SK
when CS goes from low to high, it is impossible for it to be recognized as long as DI is low, even if there are SK pulses after
CS goes high. Any SK pulses input while DI is low are called "dummy clocks." Dummy clocks can be used to adjust the
number of clock cycles needed by the serial IC to match those sent out by the CPU. Instruction input finishes when CS goes
low, where it must be low between commands during tCDS.
All input, including DI and SK signals, is ignored while CS is low, which is stand-by mode.
1. Read
The READ instruction reads data from a specified address. After A0 is latched at the rising edge of SK, DO output
changes from a high-impedance state (Hi-Z) to low level output. Data is continuously output in synchronization with the rise
of SK.
When all of the data (D0) in the specified address has been read, the data in the next address can be read with the input
of another SK clock. Thus, it is possible for all of the data addresses to be read through the continuous input of SK clocks as
long as CS is high.
The last address (An yyy A1 A0 = 1 yyy 11) rolls over to the top address (An yyy A1 A0 = 0 yyy 00).
CS
SK 1 2 3 4 5 6 7 8 9 10 11 12 23 24 25 26 27 28 39 40 41 42 43 44
DI 1 1 0 A5 A4 A3 A2 A1 A0
Hi-Z Hi-Z
DO 0 D15 D14 D13 D2 D1 D0 D15 D14 D13 D2 D1 D0 D15 D14 D13
A5A4A3A2A1A0+1 A5A4A3A2A1A0+2
CS
SK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 24 25 26 27 28 29 40 41 42 43 44 45
DI 1 1 0 X A6 A5 A4 A3 A2 A1 A0
Hi-Z Hi-Z
DO 0 D15 D14 D13 D2 D1 D0 D15 D14 D13 D2 D1 D0 D15 D14 D13
A6A5A4A3A2A1A0+1 A6A5A4A3A2A1A0+2
CS
SK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 24 25 26 27 28 29 40 41 42 43 44 45
DI 1 1 0 A7 A6 A5 A4 A3 A2 A1 A0
Hi-Z Hi-Z
DO 0 D15 D14 D13 D2 D1 D0 D15 D14 D13 D2 D1 D0 D15 D14 D13
A7A6A5A4A3A2A1A0+1 A7A6A5A4A3A2A1A0+2
Because all SK and DI inputs are ignored during the write operation, any input of instruction will also be disregarded.
When DO outputs high after completion of the write operation or if it is in the high-impedence state (Hi-Z), the input of
instructions is available. Even if the DO pin remains high, it will enter the high-impedence state upon the recognition of a
high of DI (start-bit) attached to the rising edge of an SK pulse. (see Figure 3).
2.1 WRITE
This instruction writes 16-bit data to a specified address.
After changing CS to high, input a start-bit, op-code (WRITE), address, and 16-bit data. If there is a data overflow of more
than 16 bits, only the last 16 bits of the data is considered valid. Changing CS to low will start the WRITE operation. It is not
necessary to make the data "1" before initiating the WRITE operation.
tCDS
CS VERIFY
SK 1 2 3 4 5 6 7 8 9 10 25
DI 1 0 1 A5 A4 A3 A2 A1 A0 D15 D0
tSV tHZ1
Hi-Z busy
DO ready
Hi-Z
tPR
tCDS
CS VERIFY
SK 1 2 3 4 5 6 7 8 9 10 11 12 27
DI 1 0 1 X A6 A5 A4 A3 A2 A1 A0 D15 D0
tSV tHZ1
Hi-Z busy
DO ready
Hi-Z
tPR
tCDS
CS VERIFY
SK 1 2 3 4 5 6 7 8 9 10 11 12 27
DI 1 0 1 A7 A6 A5 A4 A3 A2 A1 A0 D15 D0
tSV tHZ1
Hi-Z busy
DO ready
Hi-Z
tPR
2.2 ERASE
This command erases 16-bit data in a specified address.
After changing CS to high, input a start-bit, op-code (ERASE), and address. It is not necessary to input data. Changing CS
to low will start the ERASE operation, which changes every bit of the 16-bit data to "1."
tCDS
CS VERIFY
SK 1 2 3 4 5 6 7 8 9
DI 1 1 1 A5 A4 A3 A2 A1 A0
tSV tHZ1
Hi-Z busy
DO ready
Hi-Z
tPR
tCDS
CS VERIFY
SK 1 2 3 4 5 6 7 8 9 10 11
DI 1 1 1 X A6 A5 A4 A3 A2 A1 A0
tSV tHZ1
Hi-Z busy
DO ready
Hi-Z
tPR
tCDS
CS VERIFY
SK 1 2 3 4 5 6 7 8 9 10 11
DI 1 1 1 A7 A6 A5 A4 A3 A2 A1 A0
tSV tHZ1
Hi-Z busy
DO ready
Hi-Z
tPR
2.3 WRAL
This instruction writes the same 16-bit data into every address.
After changing CS to high, input a start-bit, op-code (WRAL), address (optional), and 16-bit data. If there is a data overflow
of more than 16 bits, only the last 16 bits of the data is considered valid. Changing CS to low will start the WRAL operation.
It is not necessary to make the data "1" before initiating the WRAL operation.
tCDS
CS VERIFY
SK 1 2 3 4 5 6 7 8 9 10 25
DI 1 0 0 0 1 D15 D0
4Xs tSV tHZ1
Hi-Z busy
DO ready
Hi-Z
tPR
tCDS
CS VERIFY
SK 1 2 3 4 5 6 7 8 9 10 11 12 27
DI 1 0 0 0 1 D15 D0
6Xs tSV tHZ1
Hi-Z busy
DO ready
Hi-Z
tPR
tCDS
CS VERIFY
SK 1 2 3 4 5 6 7 8 9 10 11 12 27
DI 1 0 0 0 1 D15 D0
6Xs tSV tHZ1
Hi-Z busy
DO ready
Hi-Z
tPR
2.4 ERAL
This instruction erases the data in every address.
After changing CS to high, input a start-bit, op-code (ERAL), and address (optional). It is not necessary to input data.
Changing CS to low will start the ERAL operation, which changes every bit of data to "1."
CS VERIFY
tCDS
SK 1 2 3 4 5 6 7 8 9
DI 1 0 0 1 0
4Xs tSV tHZ1
DO busy ready
Hi-Z
tPR
CS VERIFY
tCDS
SK 1 2 3 4 5 6 7 8 9 10 11
DI 1 0 0 1 0
6Xs tHZ1
tSV
DO busy ready
Hi-Z
tPR
CS VERIFY
tCDS
SK 1 2 3 4 5 6 7 8 9 10 11
DI 1 0 0 1 0
6Xs tHZ1
tSV
DO busy ready
Hi-Z
tPR
CS STANDBY
SK 1 2 3 4 5 6 7 8 9
DI 1 0 0
4Xs
11=EWEN
00=EWDS
CS STANDBY
SK 1 2 3 4 5 6 7 8 9 10 11
DI 1 0 0
6Xs
11=EWEN
00=EWDS
CS STANDBY
SK 1 2 3 4 5 6 7 8 9 10 11
DI 1 0 0
6Xs
11=EWEN
00=EWDS
Receiving a Start-Bit
Both the recognition of a start-bit and the VERIFY procedure occur when CS is “high”. Therefore, only after a write
operation, in order to accept the next command by having CS go high, the DO pin switch from a state of high-impedence to
a state of data output; but if it recognizes a start-bit, the DO pin returns to a state of high-impedence.
When a 3-wire interface is configured by connecting the DI input pin and DO output pin, a period in which the data output from the CPU
and the serial memory collide may be generated, preventing successful input of the start bit.
SIO DI
DO
R : 10k ∼ 100kΩ
Figure 22
Please refer Application Note “S-29 & S-93C series EEPROMs Tips, Tricks & Traps” for equivalent circuit of each pin.
Chracteristics
1. DC Characteristics
1.1 Current consumption (READ) ICC1— 1.2 Current consumption (READ) ICC1—
Ambient temperature Ta Ambient temperature Ta
VCC=5.5 V VCC=3.3 V
fSK=2 MHz fSK=500 KHz
DATA=0101 DATA=0101
0.4 0.4
ICC1 ICC1
(mA) (mA)
0.2 0.2
0 0
-40 0 85 -40 0 85
Ta (°C) Ta (°C)
1.3 Current consumption (READ) ICC1— 1.4 Current consumption (READ) ICC1—
Ambient temperature Ta Power supply voltage VCC
VCC=1.8 V Ta=25 °C
fSK=10 KHz fSK=1 MHz, 500 KHz
DATA=0101 DATA=0101
0.4 0.4
ICC1 ICC1
(mA) 1MHz
(mA) ∼
0.2 0.2
∼
500KHz
0 0
-40 0 85 2 3 4 5 6 7
Ta (°C) VCC (V)
1.5 Current consumption (READ) ICC1— 1.6 Current consumption (READ) ICC1—
Power supply voltage VCC Clock frequency fSK
Ta=25 °C VCC=5.0 V
fSK=100 KHz, 10 KHz Ta=25 °C
DATA=0101
0.4 0.4
ICC1 ICC1
(mA) (mA)
100KHz
0.2 ∼ 0.2
∼
10KHz
0 0
2 3 4 5 6 7 10K 100K 1M 2M
VCC (V) fSK(Hz)
1.7 Current consumption (WRITE) ICC2— 1.8 Current consumption (WRITE) ICC2—
Ambient temperature Ta Ambient temperature Ta
VCC=5.5 V VCC=3.3 V
1.0 1.0
ICC2 ICC2
(mA) (mA)
0.5 0.5
0 0
-40 0 85 -40 0 85
Ta (°C) Ta (°C)
1.9 Current consumption (WRITE) ICC2— 1.10 Current consumption (WRITE) ICC2—
Ambient temperature Ta Power supply voltage VCC
VCC=1.8 V Ta=25°C
1.0 1.0
ICC2 ICC2
(mA) (mA)
0.5 0.5
0 0
-40 0 85 2 3 4 5 6 7
Ta (°C) VCC (V)
1.11 Standby current consumption ISB— 1.12 Input leakage current ILI—
Ambient temperature Ta Ambient temperature Ta
VCC=5.5 V VCC=5.5 V
10-6 CS, SK, DI,
TEST=0 V
10-7
ISB 1.0
(A) 10-8
ILI
10-9 (µA)
10-10 0.5
10-11
-40 0 85 0
-40 0 85
Ta (°C)
Ta (°C)
1.13 Input leakage current ILI— 1.14 Output leakage current ILO—
Ambient temperature Ta Ambient temperature Ta
VCC=5.5 V VCC=5.5 V
CS, SK, DI, DO=0 V
TEST=5.5 V
1.0 1.0
ILI ILO
(µA) (µA)
0.5 0.5
0 0
-40 0 85 -40 0 85
Ta (°C) Ta (°C)
1.15 Output leakage current ILO— 1.16 High level output voltage VOH—
Ambient temperature Ta Ambient temperature Ta
VCC=5.5 V VCC=4.5 V
DO=5.5 V IOH=-400µA
4.6
1.0
ILO VOH 4.4
(µA) (V)
0.5
4.2
0
-40 0 85 -40 0 85
Ta (°C) Ta (°C)
1.17 High level output voltage VOH— 1.18 High level output voltage VOH—
Ambient temperature Ta Ambient temperature Ta
VCC=2.7 V VCC=2.5 V
IOH=-100µA IOH=-100µA
2.7 2.5
2.5 2.3
-40 0 85 -40 0 85
Ta (°C) Ta (°C)
1.19 High level output voltage VOH— 1.20 Low level output voltage VOL—
Ambient temperature Ta Ambient temperature Ta
VCC=1.8 V VCC=4.5 V
IOH=-10µA IOL=2.1 mA
1.9 0.3
1.7 0.1
-40 0 85 -40 0 85
Ta (°C) Ta (°C)
1.21 Low level output voltage VOL— 1.22 High level output current IOH—
Ambient temperature Ta Ambient temperature Ta
VCC=1.8 V VCC=4.5 V
IOL=100µA VOH=2.4 V
0.03
-20.0
VOL 0.02 IOH
(V) (mA)
-10.0
0.01
0
-40 0 85 -40 0 85
Ta (°C) Ta (°C)
1.23 High level output current IOH— 1.24 High level output current IOH—
Ambient temperature Ta Ambient temperature Ta
VCC=2.7 V VCC=2.5 V
VOH=2.0 V VOH=1.8 V
-4 -4
IOH IOH
(mA) (mA)
-2 -2
0 0
-40 0 85 -40 0 85
Ta (°C) Ta (°C)
1.25 High level output current IOH— 1.26 Low level output current IOL—
Ambient temperature Ta Ambient temperature Ta
VCC=1.8 V VCC=4.5 V
VOH=1.6 V VOL=0.4 V
-1.0 20
IOH IOL
(mA) (mA)
-0.5 10
0 0
-40 0 85 -40 0 85
Ta (°C) Ta (°C)
1.27 Low level output current IOL— 1.28 Input voltage VIN(VIL,VIH) —
Ambient temperature Ta Power supply voltage VCC
VCC=1.8 V Ta=25°C
VOL=0.1 V CS, SK, DI
1.0 3.0
IOL VINV
(mA) (V)
0.5 1.5
0 0
-40 0 85 1 2 3 4 5 6 7
Ta (°C) VCC (V)
VCC=5.0 V
CS, SK, DI
3.0
VINV
(V)
2.0
0
-40 0 85
Ta (°C)
2. AC Characteristics
2.1 Maximum operating frequency fmax— 2.2 Program time tPR—
Power supply voltage VCC Power supply voltage VCC
Ta=25°C Ta=25°C
2M 4
1M
fmax tPR
(Hz) (ms)
100K
2
10K
1 2 3 4 5 1 2 3 4 5 6 7
VCC (V) VCC (V)
VCC=5.0 V VCC=3.0 V
6 6
tPR tPR
(ms) (ms)
4 4
2 2
-40 0 85 -40 0 85
Ta (°C) Ta (°C)
2.5 Program time tPR— 2.6 Data output delay time tPD—
Ambient temperature Ta Ambient temperature Ta
VCC=1.8 V VCC=4.5 V
6 0.3
tPR tPD
(ms) (µs)
4 0.2
2 0.1
-40 0 85 -40 0 85
Ta (°C) Ta (°C)
2.7 Data output delay time tPD— 2.8 Data output delay time tPD—
Ambient temperature Ta Ambient temperature Ta
VCC=2.7 V VCC=1.8 V
0.6 1.5
tPD tPD
(µs) (µs)
0.4 1.0
0.2 0.5
-40 0 85 -40 0 85
Ta (°C) Ta (°C)
Ordering Information
S-93CxxA yy - zz - w
1 4
7.62
1.0 1.5
+0.1
0.3 -0.05
2.54 0.5±0.1
0° to 15°
No. DP008-A-P-SD-1.1
No. DP008-A-P-SD-1.1
SCALE
UNIT mm
8 5
1 4
0.20±0.05
1.27 0.4±0.05
No. FJ008-A-P-SD-2.1
No. FJ008-A-P-SD-2.1
SCALE
UNIT mm
ø1.55±0.05 0.3±0.05
6.7±0.1
1 8
4 5
Feed direction
No. FJ008-D-C-SD-1.1
No. FJ008-D-C-SD-1.1
SCALE
UNIT mm
2±0.5
Enlarged drawing in the central part 13.5±0.5
2±0.5
ø21±0.8
ø13±0.2
No. FJ008-D-R-SD-1.1
TITLE SOP8J-D-Reel
No. FJ008-D-R-SD-1.1
SCALE QTY. 2,000
UNIT mm
1 4
0.17±0.05
0.2±0.1
0.65
No. FT008-A-P-SD-1.1
No. FT008-A-P-SD-1.1
SCALE
UNIT mm
8.0±0.1 +0.1
ø1.55 -0.05
(4.4)
+0.4
6.6 -0.2
1 8
4 5
Feed direction
No. FT008-E-C-SD-1.0
2±0.5
ø21±0.8
ø13±0.5
No. FT008-E-R-SD-1.0
TITLE TSSOP8-E-Reel
No. FT008-E-R-SD-1.0
SCALE QTY. 3,000
UNIT mm
8 5
1 4
0.13±0.1
0.2±0.1
0.65±0.1
No. FN008-A-P-SD-1.1
No. FN008-A-P-SD-1.1
SCALE
UNIT mm
1.05±0.05 0.3±0.05
3.1±0.15
4 1
5 8
Feed direction
No. FN008-A-C-SD-1.1
No. FN008-A-C-SD-1.1
SCALE
UNIT mm
13±0.2
(60°) (60°)
No. FN008-A-R-SD-1.1
TITLE MSOP8-A-Reel
No. FN008-A-R-SD-1.1
SCALE QTY. 3,000
UNIT mm