Esp 32
Esp 32
ESP32-WROVER-IE
Datasheet Version 2.0
[Link]
About This Document
This document provides the specifications for the ESP32-WROVER-E and ESP32-WROVER-IE modules.
Document Updates
Please always refer to the latest version on
[Link]
Revision History
For revision history of this document, please refer to the last page.
Certification
Download certificates for Espressif products from [Link]/en/certificates.
1 Module Overview
1 Module Overview
Note:
Check the link or the QR code to make sure that you use the latest version of this document:
[Link]
1.1 Features
CPU and On-Chip Memory • SD card, UART, SPI, SDIO, I2C, LED PWM, Motor
PWM, I2S, IR, pulse counter, GPIO, capacitive
• ESP32-D0WD-V3 or ESP32-D0WDR2-V3 touch sensor, ADC, DAC, TWAI® (compatible
embedded, Xtensa dual-core 32-bit LX6 with ISO 11898-1, i.e. CAN Specification 2.0)
microprocessor, up to 240 MHz
• Up to 24 GPIOs Test
ESP32-WROVER-E comes with a PCB antenna, and ESP32-WROVER-IE with a connector for an external
antenna. The information in this datasheet is applicable to both modules.
At the core of the module is the ESP32-D0WD-V3 chip or ESP32-D0WDR2-V3 chip*. ESP32-D0WD-V3 chip
and ESP32-D0WDR2-V3 chip* are designed to be scalable and adaptive. There are two CPU cores that can
be individually controlled, and the CPU clock frequency is adjustable from 80 MHz to 240 MHz. The chip also
has a low-power coprocessor that can be used instead of the CPU to save power while performing tasks that
do not require much computing power, such as monitoring of peripherals.
Note:
• For details on the part numbers of the ESP32 family of chips, please refer to the document ESP32 Datasheet.
• For chip revision identification, ESP-IDF release that supports a specific chip revision, and other information on
chip revisions, please refer to ESP32 Series SoC Errata > Section Chip Revision Identification.
1.3 Applications
• Smart Home • Audio Devices
Contents
1 Module Overview 1
1.1 Features 1
1.2 Series Comparison 2
1.3 Applications 3
2 Block Diagram 8
3 Pin Definitions 10
3.1 Pin Layout 10
3.2 Pin Description 11
4 Boot Configurations 13
4.1 Chip Boot Mode Control 14
4.2 Internal LDO (VDD_SDIO) Voltage Control 15
4.3 U0TXD Printing Control 16
4.4 Timing Control of SDIO Slave 16
4.5 JTAG Signal Source Control 16
5 Peripherals 17
5.1 Peripheral Overview 17
5.2 Digital Peripherals 17
5.2.1 General Purpose Input / Output Interface (GPIO) 17
5.2.2 Serial Peripheral Interface (SPI) 17
5.2.3 Universal Asynchronous Receiver Transmitter (UART) 18
5.2.4 I2C Interface 18
5.2.5 I2S Interface 19
5.2.6 Remote Control Peripheral 19
5.2.7 Pulse Counter Controller (PCNT) 20
5.2.8 LED PWM Controller 20
5.2.9 Motor Control PWM 21
5.2.10 SD/SDIO/MMC Host Controller 22
5.2.11 SDIO/SPI Slave Controller 22
5.2.12 TWAI® Controller 23
5.2.13 Ethernet MAC Interface 24
5.3 Analog Peripherals 24
5.3.1 Analog-to-Digital Converter (ADC) 24
5.3.2 Digital-to-Analog Converter (DAC) 25
5.3.3 Touch Sensor 26
6 Electrical Characteristics 27
6.1 Absolute Maximum Ratings 27
6.2 Recommended Operating Conditions 27
6.3 DC Characteristics (3.3 V, 25 °C) 27
7 RF Characteristics 29
7.1 Wi-Fi Radio 29
7.1.1 Wi-Fi RF Transmitter (TX) Characteristics 29
7.1.2 Wi-Fi RF Receiver (RX) Characteristics 30
7.2 Bluetooth Radio 31
7.2.1 Receiver – Basic Data Rate 31
7.2.2 Transmitter – Basic Data Rate 33
7.2.3 Receiver – Enhanced Data Rate 33
7.2.4 Transmitter – Enhanced Data Rate 34
7.3 Bluetooth LE Radio 34
7.3.1 Receiver 34
7.3.2 Transmitter 35
8 Module Schematics 36
9 Peripheral Schematics 38
10 Physical Dimensions 39
10.1 Module Dimensions 39
10.2 Dimensions of External Antenna Connector 41
12 Product Handling 44
12.1 Storage Conditions 44
12.2 Electrostatic Discharge (ESD) 44
12.3 Reflow Profile 44
12.4 Ultrasonic Vibration 45
Revision History 47
List of Tables
1 ESP32-WROVER-E Series Comparison1 2
2 ESP32-WROVER-IE Series Comparison 2
3 Pin Definitions 11
4 Default Configuration of Strapping Pins 13
5 Description of Timing Parameters for the Strapping Pins 14
6 Chip Boot Mode Control 14
7 U0TXD Printing Control 16
8 Timing Control of SDIO Slave 16
9 ADC Characteristics 25
10 ADC Calibration Results 25
11 Capacitive-Sensing GPIOs Available on ESP32 26
12 Absolute Maximum Ratings 27
13 Recommended Operating Conditions 27
14 DC Characteristics (3.3 V, 25 °C) 27
15 Current Consumption for Wi-Fi (2.4 GHz) in Active Mode 28
16 Wi-Fi RF Characteristics 29
17 TX Power with Spectral Mask and EVM Meeting 802.11 Standards 29
18 TX EVM Test1 29
19 RX Sensitivity 30
20 Maximum RX Level 31
21 RX Adjacent Channel Rejection 31
22 Bluetooth LE RF Characteristics 31
23 Receiver Characteristics – Basic Data Rate 31
24 Transmitter Characteristics – Basic Data Rate 33
25 Receiver Characteristics – Enhanced Data Rate 33
26 Transmitter Characteristics – Enhanced Data Rate 34
27 Receiver Characteristics – Bluetooth LE 34
28 Transmitter Characteristics – Bluetooth LE 35
List of Figures
1 ESP32-WROVER-E Block Diagram (with ESP32-D0WD-V3 embedded) 8
2 ESP32-WROVER-E Block Diagram (with ESP32-D0WDR2-V3 embedded) 8
3 ESP32-WROVER-IE Block Diagram (with ESP32-D0WD-V3 embedded) 9
4 ESP32-WROVER-IE Block Diagram (with ESP32-D0WDR2-V3 embedded) 9
5 Pin Layout (Top View) 10
6 Visualization of Timing Parameters for the Strapping Pins 14
7 Chip Boot Flow 15
8 Schematics of ESP32-WROVER-E 36
9 Schematics of ESP32-WROVER-IE 37
10 Peripheral Schematics 38
11 ESP32-WROVER-E Physical Dimensions 39
12 ESP32-WROVER-IE Physical Dimensions 40
13 Dimensions of External Antenna Connector 41
14 Recommended PCB Land Pattern 42
15 Reflow Profile 44
Q
2 Block Diagram
2 Block Diagram
40 MHz ESP32-WROVER-IE
nna 3V3 Crystal Antenna
40 MHz ESP32-WROVER-E
3V3 Crystal Antenna
RF Matching
ESP32-D0WDR2-V3
EN RF Matching
GPIOs
ESP32-D0WD-V3
QSPI PSRAM
EN GPIOs
VDD_SDIO
SPICLK
SPIWP
SPIDO
SPIHD
SPICS
SPIDI
QSPI PSRAM
QSPI FLASH
VDD_SDIO VDD_SDIO
SPICS0 SPICS1
FLASH_CLK QSPI FLASHPSRAM_CLK
SPIDI SIO0
SPIDO SIO1
SPIWP SIO2
SPIHD SIO3
40 MHz ESP32-WROVER-E
3V3 Crystal Antenna
RF Matching
ESP32-D0WDR2-V3
EN GPIOs
QSPI PSRAM
VDD_SDIO
SPICLK
SPIWP
SPIDO
SPIHD
SPICS
SPIDI
QSPI FLASH
40 MHz ESP32-WROVER-IE
3V3 Crystal Antenna 3V3
RF Matching
ESP32-D0WD-V3
EN GPIOs
QSPI PSRAM
QSPI FLASH
VDD_SDIO VDD_SDIO
SPICS0 SPICS1
FLASH_CLK PSRAM_CLK
SPIDI SIO0
SPIDO SIO1
SPIWP SIO2
SPIHD SIO3
40 MHz ESP32-WROVER-IE
ntenna 3V3 Crystal ESP32-WROVER-E Antenna
40 MHz
3V3 Crystal Antenna 3V3
RF Matching
ESP32-D0WDR2-V3 RF Matching
EN GPIOs
ESP32-D0WD-V3
QSPI PSRAM
EN GPIOs
VDD_SDIO
SPICLK
SPIWP
SPIDO
SPIHD
SPICS
SPIDI
QSPI PSRAM
QSPI FLASH
VDD_SDIO VDD_SDIO
SPICS0 SPICS1
FLASH_CLK PSRAM_CLK
SPIDI QSPI FLASH SIO0
SPIDO SIO1
SPIWP SIO2
SPIHD SIO3
40 MHz ESP32-WROVER-E
3V3 Crystal Antenna
RF Matching
ESP32-D0WDR2-V3
EN GPIOs
QSPI PSRAM
VDD_SDIO
SPICLK
SPIWP
SPIDO
SPIHD
SPICS
SPIDI
QSPI FLASH
3 Pin Definitions
Keepout Zone
A
1 GND GND 38
2 3V3 IO23 37
3 EN IO22 36
4 SENSOR_VP TXD0 35
7 IO35 NC 32
GND GND GND
8 IO32 IO19 31
9 IO33 IO18 30
10 IO25 IO5 29
11 IO26 NC 28
12 IO27 NC 27
13 IO14 IO4 26
14 IO12 IO0 25
15 GND IO2 24
16 IO13 IO15 23
17 NC NC 22
18 NC NC 21
19 NC NC 20
Note A:
• The zone marked with dotted lines is the antenna keepout zone. The pin layout of ESP32-WROVER-IE is the
same as that of ESP32-WROVER-E, except that ESP32-WROVER-IE has no keepout zone.
• To learn more about the keepout zone for module’s antenna on the base board, please refer to
ESP32 Hardware Design Guidelines > Section Positioning a Module on a Base Board.
For peripheral pin configurations, please refer to Section 5.2 Digital Peripherals.
4 Boot Configurations
Note:
The content below is excerpted from ESP32 Series Datasheet > Section Boot Configurations. For the strapping pin
mapping between the chip and modules, please refer to Chapter 8 Module Schematics.
The chip allows for configuring the following boot parameters through strapping pins and eFuse bits at
power-up or a hardware reset, without microcontroller interaction.
• U0TXD printing
The default values of all the above eFuse bits are 0, which means that they are not burnt. Given that eFuse is
one-time programmable, once an eFuse bit is programmed to 1, it can never be reverted to 0. For how to
program eFuse bits, please refer to ESP32 Technical Reference Manual > Chapter eFuse Controller.
The default values of the strapping pins, namely the logic levels, are determined by pins’ internal weak
pull-up/pull-down resistors at reset if the pins are not connected to any circuit, or connected to an external
high-impedance circuit.
To change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If
the ESP32 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the
host MCU.
All strapping pins have latches. At system reset, the latches sample the bit values of their respective strapping
pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in
any other way. It makes the strapping pin values available during the entire chip operation, and the pins are
freed up to be used as regular IO pins after reset.
The timing of signals connected to the strapping pins should adhere to the setup time and hold time
specifications in Table 5 and Figure 6.
tSU tH
VIL_nRST
CHIP_PU
VIH
Strapping pin
In Joint Download Boot mode, the detailed boot flow of the chip is put below 7.
It permanently disables Download Boot mode when uart_download_dis is set to 1 (valid only for ESP32 ECO
V3).
• MTDI = 0 (by default), VDD_SDIO pin is powered directly from VDD3P3_RTC. Typically this voltage is 3.3
V. For more information, see ESP32 Series Datasheet > Section Power Scheme.
This functionality can be overridden by setting EFUSE_SDIO_FORCE to 1, in which case the EFUSE_SDIO_TIEH
determines the VDD_SDIO voltage:
5 Peripherals
To learn more about on-chip components, please refer to ESP32 Series Datasheet > Section Functional
Description.
Note:
• The content below is sourced from ESP32 Series Datasheet > Section Functional Description. Some information
may not be applicable to ESP32-WROVER-E and ESP32-WROVER-IE as not all the IO signals are exposed on the
module.
• To learn more about peripheral signals, please refer to ESP32 Technical Reference Manual > Section Peripheral
Signal List.
Most of the digital GPIOs can be configured as internal pull-up or pull-down, or set to high impedance. When
configured as an input, the input value can be read through the register. The input can also be set to
edge-trigger or level-trigger to generate CPU interrupts. Most of the digital IO pins are bi-directional,
non-inverting and tristate, including input and output buffers with tristate control. These pins can be
multiplexed with other functions, such as the SDIO, UART, SPI, etc. (More details can be found in
ESP32 Series Datasheet > Appendix, Table IO_MUX. ) For low-power operations, the GPIOs can be set to
hold their states.
For details, see ESP32 Series Datasheet > Section Peripheral Pin Configurations, ESP32 Series Datasheet >
Appendix A – ESP32 Pin Lists and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.
• Programmable clock
For details, see ESP32 Technical Reference Manual > Chapter SPI Controller.
Pin Assignment
For SPI, the pins are multiplexed with GPIO6 ~ GPIO11 via the IO MUX. For HSPI, the pins are multiplexed with
GPIO2, GPIO4, GPIO12 ~ GPIO15 via the IO MUX. For VSPI, the pins are multiplexed with GPIO5, GPIO18 ~
GPIO19, GPIO21 ~ GPIO23 via the IO MUX.
For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin
Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.
Feature List
For details, see ESP32 Technical Reference Manual > Chapter UART Controller.
Pin Assignment
The pins for UART can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin
Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.
Feature List
• Two I2C controllers: one in the main system and one in the low-power system
• Support for 7-bit and 10-bit addressing, as well as dual address mode
• Supports continuous data transmission with disabled Serial Clock Line (SCL)
Users can program command registers to control I2C interfaces, so that they have more flexibility.
For details, see ESP32 Technical Reference Manual > Chapter I2C Controller.
Pin Assignment
For regular I2C, the pins used can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin
Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.
Feature List
For details, see ESP32 Technical Reference Manual > Chapter I2S Controller.
Pin Assignment
The pins for the I2S Controller can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin
Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.
Feature List
• Eight channels for sending and receiving infrared remote control signals
• Clock divider counter, state machine, and receiver for each RX channel
For details, see ESP32 Technical Reference Manual > Chapter Remote Control Peripheral.
Pin Assignment
The pins for the Remote Control Peripheral can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin
Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.
Feature List
• Each pulse counter unit has a 16-bit signed counter register and two channels
• Selection between counting on rising or falling edges of the input pulse signal
For details, see ESP32 Technical Reference Manual > Chapter Pulse Count Controller.
Pin Assignment
The pins for the Pulse Count Controller can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin
Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.
Feature List
• Eight independent timers with 20-bit counters, configurable fractional clock dividers and counter
overflow values
For details, see ESP32 Technical Reference Manual > Chapter LED PWM Controller.
Pin Assignment
The pins for the LED PWM Controller can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin
Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.
Feature List
– The 16-bit counter in the PWM timer can work in count-up mode, count-down mode, or
count-up-down mode
– A hardware sync can trigger a reload on the PWM timer with a phase register. It will also trigger the
prescaler’ restart, so that the timer’s clock can also be synced, with selectable hardware
synchronization source
– Configurable dead time on rising and falling edges; each set up independently
– Modulating of PWM output by high-frequency carrier signals, useful when gate drivers are insulated
with a transformer
– A fault condition can force the PWM output to either high or low logic levels
– Three individual capture channels, each of which with a 32-bit time-stamp register
– The capture timer can sync with a PWM timer or external signals
For details, see ESP32 Technical Reference Manual > Chapter Motor Control PWM.
Pin Assignment
The pins for the Motor Control PWM can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin
Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.
Feature List
• Supports Multimedia Cards (MMC version 4.41, eMMC version 4.5 and version 4.51)
The controller allows up to 80 MHz clock output in three different data-bus modes: 1-bit, 4-bit, and 8-bit
modes. It supports two SD/SDIO/MMC4.41 cards in a 4-bit data-bus mode. It also supports one SD card
operating at 1.8 V.
For details, see ESP32 Technical Reference Manual > Chapter SD/MMC Host Controller.
Pin Assignment
The pins for SD/SDIO/MMC Host Controller are multiplexed with GPIO2, GPIO4, GPIO6 ~ GPIO15 via IO
MUX.
For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin
Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.
Feature List
• SPI, 1-bit SDIO, and 4-bit SDIO transfer modes over the full clock range from 0 to 50 MHz
• Automatic loading of SDIO bus data and automatic discarding of padding data
• Interrupt vectors between the host and the slave, allowing both to interrupt each other
For details, see ESP32 Technical Reference Manual > Chapter SDIO Slave Controller.
Pin Assignment
The pins for SDIO/SPI Slave Controller are multiplexed with GPIO2, GPIO4, GPIO6 ~ GPIO15 via IO MUX.
For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin
Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.
Feature List
• Standard frame format (11-bit ID) and extended frame format (29-bit ID)
• Bit rates:
• Error detection and handling: error counters, configurable error interrupt threshold, error code capture,
arbitration lost capture
For details, see ESP32 Technical Reference Manual > Chapter Two-wire Automotive Interface (TWAI).
Pin Assignment
The pins for the Two-wire Automotive Interface can be chosen from any GPIOs via the GPIO Matrix.
For more information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin
Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.
Feature List
• Dedicated DMA controller allowing high-speed transfer between the dedicated SRAM and Ethernet MAC
• Several address-filtering modes for physical and multicast address (multicast and group addresses)
• Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 512
words (32-bit)
• Hardware PTP (Precision Time Protocol) in accordance with IEEE 1588 2008 (PTP V2)
For details, see ESP32 Technical Reference Manual > Chapter Ethernet Media Access Controller (MAC).
Pin Assignment
For information about the pin assignment of Ethernet MAC Interface, see ESP32 Series Datasheet > Section
Peripheral Pin Configurations and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO
Matrix.
Notes:
• When atten = 3 and the measurement result is above 3000 (voltage at approx. 2450 mV), the ADC
accuracy will be worse than described in the table above.
• To get better DNL results, users can take multiple sampling tests with a filter, or calculate the average
value.
• The input voltage range of GPIO pins within VDD3P3_RTC domain should strictly follow the DC
characteristics provided in Table 14. Otherwise, measurement errors may be introduced, and chip
performance may be affected.
By default, there are ±6% differences in measured results between chips. ESP-IDF provides couple of
calibration methods for ADC1. Results after calibration using eFuse Vref value are shown in Table 10. For higher
accuracy, users may apply other calibration methods provided in ESP-IDF, or implement their own.
For details, see ESP32 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal
Processing.
Pin Assignment
With appropriate settings, the ADCs can be configured to measure voltage on 18 pins maximum. For detailed
information about the pin assignment, see ESP32 Series Datasheet > Section Peripheral Pin Configurations
and ESP32 Technical Reference Manual > Chapter IO_MUX and GPIO Matrix.
For details, see ESP32 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal
Processing.
Pin Assignment
The DAC can be configured by GPIO 25 and GPIO 26. For detailed information about the pin assignment, see
ESP32 Series Datasheet > Section Peripheral Pin Configurations and ESP32 Technical Reference Manual >
Chapter IO_MUX and GPIO Matrix.
Pin Assignment
For details, see ESP32 Technical Reference Manual > Chapter On-Chip Sensors and Analog Signal
Processing.
Note:
ESP32 Touch Sensor has not passed the Conducted Susceptibility (CS) test for now, and thus has limited application
scenarios.
6 Electrical Characteristics
RX current consumption is rated when the peripherals are disabled and the CPU idle.
Table 15: Current Consumption for Wi-Fi (2.4 GHz) in Active Mode
7 RF Characteristics
This section contains tables with RF characteristics of the Espressif product.
The RF data is measured at the antenna port, where RF cable is connected, including the front-end loss. The
external antennas used for the tests on the modules with external antenna connectors have an impedance of
50 Ω.Devices should operate in the center frequency range allocated by regional regulatory authorities. The
target center frequency range and the target transmit power are configurable by software. See ESP RF Test
Tool and Test Guide for instructions.
Unless otherwise stated, the RF tests are conducted with a 3.3 V (±5%) supply at 25 ºC ambient
temperature.
Name Description
Center frequency range of operating channel 2412 ~ 2484 MHz
Wi-Fi wireless standard IEEE 802.11b/g/n
Table 17: TX Power with Spectral Mask and EVM Meeting 802.11 Standards
Name Description
Center frequency range of operating channel 2402 ~ 2480 MHz
RF transmit power range –12.0 ~ 9.0 dBm
7.3.2 Transmitter
8 Module Schematics
8 Module Schematics
5 4 3 2 1
GND
3
U1
VDD33 The value of R2 varies with the actual C1 C2
GND XOUT
GND
PCB board.
TBD TBD
XIN
D C3 C20
100pF 1uF
2
VDD33
GND GND
0
C9 GND
0.1uF
VDD33 GND
PCB ANTENNA
R1 20K(5%)
R2
GND 40MHz(±10ppm)
L5 2.0nH(0.1nH)
C5 C6 GPIO21
C13 C11 C10 C21 R3 499 U0TXD
10nF/6.3V(10%) 3.3nF/6.3V(10%) U0RXD
10uF 1uF 0.1uF NC GPIO22
Submit Documentation Feedback
49
48
47
46
45
44
43
42
41
40
39
1 ANT2 R14 0(NC) GND Pin.2 GPIO23 Pin.37
VDD33
VDDA
XTAL_P
VDDA
CAP1
CAP2
GPIO21
GPIO22
GND
XTAL_N
U0TXD
U0RXD
J39 3V3 IO23
2
IPEX(NC) D1 EN GPIO22
C4 Pin.3 Pin.36
VDD33 ESD
0.1uF
EN IO22
GND Pin.4 SENSOR_VP U0TXD Pin.35
ANT1 1 38 GPIO19
1 ANT1 R15 0 RF_ANT L4 TBD LNA_IN 2 VDDA GPIO19 37 SENSOR_VP U0TXD
2 3 LNA_IN VDD3P3_CPU 36 GPIO23 SENSOR_VN U0RXD
VDD3P3 GPIO23
GND Pin.5 Pin.34
C15 C14 4 35 GPIO18
PCB_ANT SENSOR_VP 5 VDD3P3 GPIO18 34 GPIO5 SENSOR_VN U0RXD
36
IO33 IO18
GPIO2
GPIO0
GPIO4
MTDO
MTMS
MTCK
MTDI
R4
GPIO13
GPIO15
GPIO12
0(NC)
GPIO2
GPIO0
GPIO4
U3 Pin.17 Pin.22
SCS/CMD 1 5 SDI/SD1 10K
VCC
/CS DI U4
NC NC
FLASH_CLK 6 2 SDO/SD0 GPIO16 1 8 Pin.18 Pin.21
CLK DO SDO/SD0 2 CS# VDD 7 SHD/SD2
GND
PSRAM
Espressif Systems
8 Module Schematics
GND
3
U1
VDD33 The value of R2 varies with the actual C1 C2
GND XOUT
GND
PCB board.
TBD TBD
XIN
D C3 C20
100pF 1uF
2
VDD33
GND GND
0
C9 GND
0.1uF
VDD33 GND
PCB ANTENNA
R1 20K(5%)
R2
GND 40MHz(±10ppm)
L5 2.0nH(0.1nH)
C5 C6 GPIO21
C13 C11 C10 C21 R3 499 U0TXD
10nF/6.3V(10%) 3.3nF/6.3V(10%) U0RXD
10uF 1uF 0.1uF NC GPIO22
GND Pin.1 GND GND Pin.38
GND GND GND GND
VDD33 GND GND
49
48
47
46
45
44
43
42
41
40
39
1 ANT2 R14 0 GND Pin.2 GPIO23 Pin.37
VDD33
VDDA
XTAL_P
VDDA
CAP1
CAP2
GPIO21
GPIO22
GND
XTAL_N
U0TXD
U0RXD
J39 3V3 IO23
2
IPEX D1 EN GPIO22
C4
VDD33
Pin.3 Pin.36
ESD EN IO22
0.1uF
GND Pin.4 SENSOR_VP U0TXD Pin.35
ANT1 1 38 GPIO19
1 ANT1 R15 0(NC) RF_ANT L4 TBD LNA_IN 2 VDDA GPIO19 37 SENSOR_VP U0TXD
2 3 LNA_IN VDD3P3_CPU 36 GPIO23 SENSOR_VN U0RXD
VDD3P3 GPIO23
GND Pin.5 Pin.34
C15 C14 4 35 GPIO18
PCB_ANT SENSOR_VP 5 VDD3P3 GPIO18 34 GPIO5
SENSOR_VN U0RXD
TBD TBD SENSOR_VP GPIO5
Submit Documentation Feedback
VDD3P3_RTC
GPIO25 14 32K_XN VDD_SDIO 25 GPIO16
GPIO25 GPIO16 GPIO33 GPIO18
NC: No component. Pin.9 Pin.30
GPIO26
GPIO27
IO33 IO18
GPIO2
GPIO0
GPIO4
MTDO
MTMS
MTCK
MTDI
R4 C24 VDD_SDIO Pin.10 GPIO25 GPIO5 Pin.29
U2 ESP32-D0WD-V3 2K(NC) 1uF IO25 IO5
15
16
17
18
19
20
21
22
23
24
37
GPIO13
GPIO15
GPIO12
0(NC)
GPIO2
GPIO0
GPIO4 Pin.13 GPIO14 GPIO4 Pin.26
0.1uF
GPIO17 R13 0 SRAM_CLK IO14 IO4
Pin.14 GPIO12 GPIO0 Pin.25
GND
IO12 IO0
Pin.15 GPIO2 Pin.24
ESP32-WROVER-E & ESP32-WROVER-IE Datasheet v2.0
GND
VDD_SDIO Flash and PSRAM VDD_SDIO VDD_SDIO
GND IO2
Pin.16 GPIO13 GPIO15 Pin.23
IO13 IO15
R10
8
U3 Pin.17 Pin.22
SCS/CMD 1 5 SDI/SD1 10K
VCC
/CS DI U4
NC NC
FLASH_CLK 6 2 SDO/SD0 GPIO16 1 8 Pin.18 Pin.21
CLK DO SDO/SD0 2 CS# VDD 7 SHD/SD2
GND
PSRAM
A
9 Peripheral Schematics
9 Peripheral Schematics
This is the typical application circuit of the module connected with peripheral components (for example,
power supply, antenna, reset button, JTAG interface, and UART interface).
U1
VDD33 39
P_GND GND VDD33
1 38
2 GND1 GND3 37 IO23 JP1
EN 3 3V3 IO23 36 IO22 1
SENSOR_VP 4 EN IO22 35 TXD0 2 1
SENSOR_VN 5 SENSOR_VP TXD0 34 RXD0 3 2
C1 C2 R1
IO34 6 SENSOR_VN RXD0 33 IO21 4 3
22uF 0.1uF TBD IO35 7 IO34 IO21 32 4
IO32 8 IO35 NC 31 IO19 UART
IO33 9 IO32 IO19 30 IO18
IO25 10 IO33 IO18 29 IO5 GND
C3 IO26 11 IO25 IO5 28
IO27 12 IO26 NC 27
TBD IO14 13 IO27 NC 26 IO4
IO12 14 IO14 IO4 25 IO0
15 IO12 IO0 24 IO2
GND GND IO13 16 GND2 IO2 23 IO15
17 IO13 IO15 22
NC NC
1
2
18 21 GND
19 NC NC 20
1
2
NC NC
ESP32-WROVER-E/ESP32-WROVER-IE JP2
GND Boot Option
JP3 SW1
IO14 TMS 1 R2 0R EN
IO12 TDI 2 1
IO13 TCK 3 2 C4 0.1uF
IO15 TDO 4 3
4
JTAG GND
• Soldering Pad 39 to the ground of the base board is not a must. If you choose to solder it, please apply
the correct amount of soldering paste. Too much soldering paste may increase the gap between the
module and the baseboard. As a result, the adhesion between other pins and the baseboard may be
poor.
• To ensure the power supply to the ESP32 chip during power-up, it is advised to add an RC delay circuit
at the EN pin. The recommended setting for the RC delay circuit is usually R = 10 kΩ and C = 1 µF.
However, specific parameters should be adjusted based on the power-up timing of the module and the
power-up and reset sequence timing of the chip. For ESP32’s power-up and reset sequence timing
diagram, please refer to Section Power Scheme in ESP32 Datasheet.
• UART0 is used to download firmware and log output. When using the AT firmware, please note that the
UART GPIO is already configured (refer to Hardware Connection). It is recommended to use the default
configuration.
4 3 2
10 Physical Dimensions
Unit: mm
18±0.15 3.3±0.15
0.8
6.22
10.45
0.9
0.5
31.4±0.15
38 x Ø0.55
38 x 0.9
22.86
3.7
1.27
15.84
3.7
16.16
24.09
20.37
0.9
7.5
38 x 0.9
0.46
1.1
18±0.15 3.3±0.15
0.8
6.22
2.25
10.45
0.9
0.5
31.4±0.15
38 x Ø0.55
38 x 0.9
23.05
22.86
3.7
1.27
15.84
3.7
16.16
24.09
20.37
0.9
7.5
38 x 0.9
0.46
1.1
10 Physical Dimensions
Top View Side View Bottom View
Unit: mm
18±0.15 3.3±0.15
0.8
6.22
2.25
10.45
0.9
0.5
31.4±0.15
38 x Ø0.55
38 x 0.9
23.05
22.86
3.7
1.27
15.84
3.7
16.16
24.09
20.37
0.9
7.5
38 x 0.9
0.46
1.1
Note:
For information about tape, reel, and product marking, please refer to Espressif Module Packaging Information.
Unit: mm
• Figures for recommended PCB land patterns with all the dimensions needed for PCB design. See Figure
14 Recommended PCB Land Pattern.
• Source files of recommended PCB land patterns to measure dimensions not covered in Figure 14. You
can view the source files for ESP32-WROVER-E and ESP32-WROVER-IE with Autodesk Viewer.
• 3D models of ESP32-WROVER-E and ESP32-WROVER-IE. Please make sure that you download the 3D
model file in .STEP format (beware that some browsers might add .txt).
Unit: mm
Via for thermal pad
Copper
18
7.44
6.22
38 x1.5 Antenna Area
1 38
0.9
0.5
38 x0.9
3.7
3.7
22.86
16.16
31.4
1.27
1.27
7.5
0.9
1.1
19 20
0.5
17.5
For details about module placement for PCB design, please refer to ESP32 Hardware Design Guidelines >
Section Positioning a Module on a Base Board.
12 Product Handling
After unpacking, the module must be soldered within 168 hours with the factory conditions 25 ± 5 °C and 60
%RH. If the above conditions are not met, the module needs to be baked.
Peak Temp.
235 ~ 250 ℃
250
Preheating zone Reflow zone Cooling zone
150 ~ 200 ℃ 60 ~ 120 s 217 ℃ 60 ~ 90 s –1 ~ –5 ℃/s
217
200
Soldering time
> 30 s
Ramp-up zone
1 ~ 3 ℃/s
100
50
25
Time (sec.)
0
0 50 100 150 200 250
Developer Zone
• ESP-IDF Programming Guide for ESP32 – Extensive documentation for the ESP-IDF development framework.
• ESP-IDF and other development frameworks on GitHub.
[Link]
• ESP32 BBS Forum – Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions,
share knowledge, explore ideas, and help solve problems with fellow engineers.
[Link]
• The ESP Journal – Best Practices, Articles, and Notes from Espressif folks.
[Link]
• See the tabs SDKs and Demos, Apps, Tools, AT Firmware.
[Link]
Products
• ESP32 Series SoCs – Browse through all ESP32 SoCs.
[Link]
• ESP32 Series Modules – Browse through all ESP32-based modules.
[Link]
• ESP32 Series DevKits – Browse through all ESP32-based devkits.
[Link]
• ESP Product Selector – Find an Espressif hardware product suitable for your needs by comparing or applying filters.
[Link]
Contact Us
• See the tabs Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples
(Online stores), Become Our Supplier, Comments & Suggestions.
[Link]
Revision History
• Major updates:
– Removed contents about hall sensor according to PCN20221202
2022-12-02 v1.7 Updated Figure 10.1: Module Dimensions and 11.1: PCB Land Pattern
2022-07-20 v1.6 • Added Figure 6: Visualization of Timing Parameters for the Strapping Pins
and Table 5: Description of Timing Parameters for the Strapping Pins in
Section 4: Boot Configurations
• Updated Related Documentation and Resources
2020-11-02 v1.2 • Added a note to EPAD in Section 11.1: PCB Land Pattern
• Updated the note to RC delay circuit in Section 9: Peripheral Schematics