100% found this document useful (1 vote)
25K views11 pages

KVL & KCL Numericals

This document discusses Kirchhoff's Laws, specifically Kirchhoff's Current Law (KCL) and Kirchhoff's Voltage Law (KVL), which are essential for analyzing electrical circuits. KCL states that the sum of currents entering a junction equals the sum of currents leaving, while KVL states that the sum of voltage rises and drops in a closed loop equals zero. The document also includes examples and applications of these laws in various circuit configurations.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
100% found this document useful (1 vote)
25K views11 pages

KVL & KCL Numericals

This document discusses Kirchhoff's Laws, specifically Kirchhoff's Current Law (KCL) and Kirchhoff's Voltage Law (KVL), which are essential for analyzing electrical circuits. KCL states that the sum of currents entering a junction equals the sum of currents leaving, while KVL states that the sum of voltage rises and drops in a closed loop equals zero. The document also includes examples and applications of these laws in various circuit configurations.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF or read online on Scribd
80 Chapter 2 2.5 Kircunorr’s Laws are very useful in writing neyy,, Two laws given by Gustav Robert Kirchhoff (1824-1887) are (KCL) and Kirchhotte wae fauations. These laws are known as Kirchhoff’ fle made of resistance, ing? law (KVL). These laws do not depend upon, whethe: tance or capacitance, or a combination of them 2.5.1 Kirchhoff’s Current Law . law states that the gly, This law is applied at any node of an electric network Kirchhoffs a ee es cee braic sum of currents meeting at a junction or a node in a circui mathematically as 2 =0 ff rent in the jth where n is the number of branches meeting at a node and I, represents the cur the jth branch as has been shown in Fig. 221. I +le+,~15-1;-1)=0 Tye. +hth By observing Fig. 2.21, we can state KCL in another form: The sum of current flowing towards a junction or ing out of the junction. The current entering the junction has been taken as junction. 2.5.2 Kirchhoff’s Voltage Law In applying KVL in a loop or a mesh a proper sign must be assigned to the voltage drop in 2 branch and the source of voltage present in mesh. Fox this, a positive sign may be assigned to the rise in voltage and a negative sign may be assigned to the hile drop in voltage. as DC Networks and Network Ineorems = o* KVL can be expressed mathematically as Xv, =0 jar sphere V, represents the voltages of all the branches in a mesh or a loop, i.e. in the jth ele- nent around the closed loop having n elements. m ze ; tet us apply KCL and KVL in a circuit shown in Fig, 2.22 (b). The current flowing through the branches have been shown applying KCL at node B, we can write lle, @ Now, let us apply KVL in mesh ABEFA and mesh CBEDC, respectively. For the mesh ABEFA, starting from point A, the sum of voltage drops and voltage rise are equated to zero as +1,R,-1,R,-E,=0 or, 1R,-(-1) R,-E,=0 (i) The students need to note that while we move in the direction of the flow of current, the yoltage drop across the circuit element is taken as negative. While we move from the nega- tive terminal of the source of EMF to the positive terminal, the voltage is taken as positive. That is why we had taken voltage drop across the branch AB in Fig. 2.22 (b) as +1,R, and across BE as -1,R,. Since we were moving from the positive terminal of the battery towards jts negative terminal while going round the mesh we had considered it as voltage drop and assigned a negative sign. Using this convention, for the mesh CBEDC, applying KVL we can write -1,R, -1,R,- E,=0 or, -1,R,-(L-1)R,-E,=0 [¥ L=@,-Wl (il) In the two equations, i.e., in (ii) and (iii), if the values of R,, R,, R,, E,, and E,, are known, we can calculate the branch currents by solving these equations. Students need to note that Kirchhoff’s laws are applicable to both de and ac circuits. Let us apply KVL ina circuit consisting of a resistance, an inductance, and a capacitance con- nected across a voltage source as has been shown in Fig. 2.22 We will equate the voltage rise with the voltage drops. oo di ly, The voltage equation is e = Ri+L——+—]idt (iv) voltage equation is e=Ri+L +2] =z While solving network problems using Kirchhofl’s laws we frame a number of simultaneous equations. These equations are solved to determine the currents in various branches in a circuit, We will discuss solving of simultaneous equations by the method of determinants or Cramer's Rule. Application of KVL Jeol fer ale: FIGURE 2.22 82 Chapter? (EXAMPLE 26 By applying Kirchholls curtent Yaw, determine the current lowing c A i i I! ' 4 ih | MQ (PIA FA sa through all the branches in the city £20 (, euit shown in Fig, 2.23, 4 BOLUTION FIGURE 2.23 By considering the node A, and by applying KCL, we take incoming currents as equal Lo outgoing Currents so that Aehal etal sla Lahaheleda. (i) or, By assuming the potential at A as Vy we note that potential at A is the sume as at By ¢ iD and E. So, we can find currents through the resistors by applying Ohms law as : Vv sas Substituting these values of currents in wo, ViVV.V Sty tates 2304 5° or, V(0.5 + 0,333 + 0.25 + 0.2)=5 By applying KCL, calculate the current A c gE flowing through all the branches in the i 1 1 ee circuit shown in Fig. 2.24. 0A 20 30 f ! . Q SQ SOLUTION 7 In the circuit shown points A, C, E, and G ee W are at the same potential. Points B,D, H FIGURE 2.24 are also at the same potential. Therefore, potential difference between points A and B is the same as between C and D; E and and G and H. let Therefore, +! and |, and Ve = V (say) py applying KCL, we get Hlaletet, © on substituting the values, we get so=V V4 VV ivf! ) 27t oetitaso Deg aed, Sr, 80 = V(O.5 + 0.33 + 0.25 40.2) 80 = 1.283 V on v=. 62.35 volts. 1.283 | Calculate the voltage, V, across the open switch inthe \A 4, -j)s os "circuit shown in Fig. 2.25. a Sov 30v fe _ SOLUTION Hv % | By applying KVL, starting from point A inthe clockwise * oy j _ direction and considering the polarity of the source, wep #1 C _ get the following: a FIGURE 2.25 -50 + 30+ V,+10-20=0 Spaces ae V,= 30V. the loop ABCDEFA. | Byapplying KVL int 4249-V=0 aa | -16x3-2x4 yoli6N. Toi Find the volage diene Does Doe Con Em Cacat shown in Fig. 2. 27. Ez. iF 62 22 | 10v oe 52 av 92 = Cc a G FIGURE 2.27 SOLUTION The given circuit can be redrawn as shown in Fig. 2.28. Let I, and I, be the loop cur- rents as shown. By applying KVL in loop CDABC, we get -91,+20-61,-51,=0 or, I=1A sa 3y applying KVL in loop FEHGE we get oe 4 eu -81,-51,+40=0 1, a” 3674 FIGURE 2.28 = ; is 85 DC Networks and Network Theorem: ae ie ee oe nd ag hee Yo*#51,~ 10457, “34121045 %3.07 253 Solution of Simuttan.. DC Nolworks and Notwork Thoorams (KAMPLE 2.11 be aWravown Ih PE Rae the branch currents in ay = soll Aca the branch | Oy pons sand ses het aah | yeh, #1) must be coming out through the branch An" " similarly, applying, KCL at node C we see that the si currents entering, the node is equal tothe Tmo FIGURE 2.20 current coming, out of the node, Thus, + CUTCHE distribus tion in the various branches is. perfectly done, Be ek ys Now, we will apply KVL to the loop ABCA and ua Joop ACDA. i, Al From loop ABCA we can write the voltage ing 80 Zia equation as mannan i -1Q=1, =1,)-22=1, -1,) +51, #0 @ ae or, 3481, =6 2A At 4a D From loop ACDA we can write FIGURE 2.30 51, 431, 441, =0 or, 71, -51,=0 ii) To solve eqs. (i) and (ii), multiply eq, (i) by 7 and (ii) by 3 and subtract as 211, +561, = 42 w 211, -151, =0 (ii) From which ata 71 1-2 71 = and I =2-() +1)=2 *) + ~ =O, 71 I+1+l=2A eee | 8 Chapter 2 Soon D — ihe curren Calculate applyiné Kirche” ve ihe oircul flowing through the ga esistOF shown 19 Fig. 2 SOLUTION F By observing th ca » that given cit uit, We see th ppeeures | Hodes A,B,C are au the same po ee hey they can be joined together S° that the ia feill be like shown i” PIB: 2. ie aurent |, other two In the loop EA FE, current from this Joop will flow to the -arrent flowing, from F Ais to be same as the cul The distribuuon GDAG and HDAH have applying KVL in these loops, for loop GDAG -21, +4-80, +h)“ hb =0 we write: @ or, 111, +81, =4 for loop HDAH 6-8(1, +1)-31,-0 (if or, 81, +111, =6 Solving eqs. (i) and (ii) 1, =0.6A and I, =-0.07A Current through the 8 2 resistor = I, + I, bie =-0.07+ 0.6 =0,53A So far, we have a e assumed voll i ed Dra tage equations. From the - Setege ina network P equations, we have Sees howe : alculated the branch cure h Two other metho ; ds, ni are described in the ney Maxwell's mesh ollowing secti current meth ions, od and Node voltage m=" ‘\cmepmmmunpunnsinmummmbiontmen sic EXAMPLE 2.20 arent through the galvanometer having a reuit shown in Fig, 2.46 (a) £4 Qin the bridge SOLU ‘TION analysis in ABDA, BCDB, ABCA as -1,-41, #21, =0 @ ~20, -1) + 3d, +1) +41, =0 = “2, +21, +31, 431, +41, <0 e ~21, +31, +91,=0 (ii) -,-20,-1) +25 - 142-2 (iit) three equations are written again as B 102 29 A ; 22 30 D ie 2v FIGURE 2.46 (a) 2v ae ows FIGURE 2.46 (b) M6 —o}~ ap 4 +27]— 410 +9] = 88 02 ~4 A=|0 3. 9 oes 016 -O]-2[0+ 181-4 (0 +61 =~60 similarly, similarly, eter rrent through galvanomenet cul pxAMPLE 2.23 the circuit shown in Fig. 2.40, fot rough the 8 Q resistor, ren" find voltages of nodes B and C and determine cur- } } t FIGURE 2.49 ' Let the reference point be at 0 which is taken at zero potential. By applying KCL at node B, we get L=l+h = LOENG 2 Ne Veo 3=Ve i 3 8 4 17 V,-6 V.=98 o Applying KCl at node C, we get Nee 12 \ 21V,-34V,=27 qi Solving eq. (i) and (ii), we get Voltage of node B is calculated as, V,= 7.0133 V Voltage of node C is calculated as, V, = 3.5376 V : V, _ 7.0133 Current in 8 Q Resistor =L= z= 8 8 = 0.87666 A eer nn

You might also like