See discussions, stats, and author profiles for this publication at: [Link]
net/publication/354396572
Design and Simulation of Interleaved Boost Converter
Conference Paper · July 2021
DOI: 10.1109/ICSCAN53069.2021.9526469
CITATIONS READS
12 409
4 authors:
Avinash Deshpande Balwant Patil
KLS Gogte Institute of Technology KLS Gogte Institute of Technology
12 PUBLICATIONS 45 CITATIONS 5 PUBLICATIONS 33 CITATIONS
SEE PROFILE SEE PROFILE
Rudresh Babu Magadum Nikhil R. Chitragar
KLS Gogte Institute of Technology KLS Gogte Institute of Technology
42 PUBLICATIONS 281 CITATIONS 3 PUBLICATIONS 17 CITATIONS
SEE PROFILE SEE PROFILE
All content following this page was uploaded by Avinash Deshpande on 08 September 2023.
The user has requested enhancement of the downloaded file.
ISBN 978-1-6654-3986-2
Design and Simulation of Interleaved Boost
Converter
2021 International Conference on System, Computation, Automation and Networking (ICSCAN) | 978-1-6654-3986-2/21/$31.00 ©2021 IEEE | DOI: 10.1109/ICSCAN53069.2021.9526469
Avinash V. Deshpande Balwant K. Patil
Research scholar Assistant Professor,
E&E Dept., KLS GIT, Belagavi E&E Dept., KLS GIT, Belagavi
Rudresh B. Magadum Nikhil R. Chitragar
Assistant Professor, Assistant Professor,
E&E Dept., KLS GIT, Belagavi E&E Dept., KLS GIT, Belagavi
Abstract—With the continuous increase in battery powered in continuous conduction mode (CCM) and with same
applications like electric vehicles, uninterrupted power supply, operating frequency. Therefore paralleling power converters
renewable energy source integration etc., development of boost are used instead of connecting power device components in
converters with high power density and increased efficiency parallel [6][7]. The interleaving technique or “multi phasing”
become mandatory requirement for power engineers.
technique offers advantages like high power density, better
Conventional boost converter structure with limited voltage gain,
high current ripple, less efficient is not suitable in such thermal performance, harmonic cancellation, better efficiency
applications. Hence interleaving technique can be adopted to and the filters size and weight can be efficiently
meet these requirements. With interleaving boost converter, high reduced[8][9][10].
voltage gains, high efficiency, reduced current ripple and faster
dynamics can be achieved. In this paper, two-stage interleaved
boost converter is designed and performance is analyzed by
simulating in MATLAB/Simulink. This work illustrates the Renewable energy
Sources
benefits of interleaving and the design can be easily upgraded to
high power and voltage gains as per the requirements.
Keywords—Voltage gain, Boost converter, current ripple,
Power electronic devices and multi-phasing.
Interleaved DC -DC
I. INTRODUCTION Boost converter
Since the conventional energy sources have several
disadvantages like adverse effect on environment and they are
limited in nature. Solar energy has become prominence as a
non conventional energy sources. Solar energy can be
converted into electricity by using solar PV cells but these PV Load utility
cells have low voltage output. So to get high output voltage, a
booster is required as an interface between solar panel and
battery. DC-DC boost converter can be used as a booster of DC Fig.1 Block diagram of renewable energy based power generation integrated
voltage [1]. Further this conventional boost converter has with interleaved dc-dc converters
disadvantages like high input current ripple, high output
voltage ripple and lower conversion efficiency [3] etc. These In this work, two-stage interleaved boost converter is
designed and performance is analyzed by simulating in
difficulties can be overcome by interleaving technique [2].
MATLAB/Simulink. This work illustrates the benefits of
Fig.1 shows the non conventional based system with
interleaving and the design can be easily upgraded to high
interleaved dc-dc converters. power and voltage gains as per the requirements. The
simulated results are compared with theoretical results.
In the field of power electronics, the interleaving
technique is used in various ways, mainly in the applications
with high power requirements [4][5]. In interleaved boost
converter (IBC), two boost converters are connected in parallel.
And both the converters are operated with phase delay of 180˚
Manakula Vinayagar Institute of Technology
AuthorizedPuducherry, India
licensed use limited IEEE
to: Visvesvaraya Technological University Belagavi. Downloaded on September 05,2023 at [Link] UTC ICSCAN
from IEEE Xplore. 2021
Restrictions apply.
ISBN 978-1-6654-3986-2
II. DESIGN OF PROPOSED INTERLEAVED BOOST C=
(Io×D)
(7)
CONVERTER (∆V0×fs )
The design of IBC is similar to single stage boost C = 833.33μF
converter with small variations when operation is considered in
CCM. For the proposed system, the boost converter [11] is
III. SIMULATION AND RESULTS OF INTERLEAVED
designed considering the design parameters in Table-I and is
BOOST CONVERTER
given as follows;
Using the designed values in section II, conventional boost
TABLE I. DESIGN PARAMETERS FOR BOOST CONVERTER converter is simulated in MATLAB/Simulink as shown in Fig.
Values 2. Input-voltage and input-current waveforms are shown in
Design requirements
Fig. 3 and Fig. 4. Output-voltage and output-current
Supply voltage 15 Volts
waveforms are shown in Fig. 5 and Fig. 6. Input-current and
Output voltage 30 Volts output-voltage ripple waveforms are shown in Fig. 7 and Fig.
Output power 150 Watts 8. It is evident from the waveforms that, values obtained are in
10kHz
close match with the requirements mentioned in Table I.
Switching frequency
Duty ratio of the switch is given by
Vin
𝐷 =1− (1)
Vo
D = 0.5 or 50%
Output current to drive the load of 150W is calculated as
follows;
Po
Io = (2)
Vo
= 5A
Assuming operation of circuit in CCM, lowest value of
inductor needed Lmin is calculated as follows;
RD(1−D)2
L= (3)
2fs
Lmin=37.5μH
Fig.2 Conventional boost converter
Inductor value is calculated as
Vs(Vo−Vs)
L= (4)
∆l×fsV0
L=0.75mH
Since Lmin is less than the value of L, boost converter
will work in continuous conduction mode.
Now, assume inductor current ripple as 20 percent of
output current,
∆IL=20%×Io (5)
∆IL=0.2×5A =1A
Assume output ripple voltage to be 1 percent of output
voltage,
∆V0 = 0.01× V0 (6)
∆V0 = 0.01× 30 = 0.3V or 300 mV
Fig.3 Input-voltage waveform
Value of capacitor is calculated as
Manakula Vinayagar Institute of Technology
AuthorizedPuducherry, India
licensed use limited IEEE
to: Visvesvaraya Technological University Belagavi. Downloaded on September 05,2023 at [Link] UTC ICSCAN
from IEEE Xplore. 2021
Restrictions apply.
ISBN 978-1-6654-3986-2
Fig.4 Input-current waveform
Fig.7 Input current ripple
Fig.5 Output-voltage waveform
Fig.8 Output voltage ripple
Fig.9 shows simulation of two stage IBC with the
designed values. Input-voltage and input-current waveforms
are shown in Fig. 10 and Fig. 11. Output-voltage and output
current waveforms are shown in Fig. 12 and Fig. 13. Input
current and output-voltage ripple waveforms are shown in Fig.
14 and Fig. 15. It can be observed from the waveforms that,
input-current is 10A and it has ripple of 8 mA. Also output-
voltage ripple is about 7 mA.
Fig.6 Output-current waveform
Manakula Vinayagar Institute of Technology
AuthorizedPuducherry, India
licensed use limited IEEE
to: Visvesvaraya Technological University Belagavi. Downloaded on September 05,2023 at [Link] UTC ICSCAN
from IEEE Xplore. 2021
Restrictions apply.
ISBN 978-1-6654-3986-2
Fig.9 Simulation of interleaved boost converter Fig.12 Output voltage waveforms
INPUT VOLTAGE WAVEFORM
16
15.8
15.6
15.4
15.2
VOLTAGE
15
14.8
14.6
14.4 Fig.13 Output current waveform
14.2
Comparison of simulated results of conventional
14
boost and interleaved boost converter is tabulated in Table II.
9.966 9.968 9.97 9.972
TIME
9.974 9.976 9.978 9.98 9.982
It is found that, there is a natural cancellation of ripple in the
Fig.10 Input-voltage waveform IBC topology. It is evident that, values obtained are in close
match with the requirements and theoretical design values in
both the converters as listed in Table II which validates the
design procedure used in this paper.
INPUT CURRENT RIPPLE
9.6296
9.6294
9.6292
9.629
9.6288
9.6286
9.6284
9.6282
9.628
1.9092 1.9093 1.9094 1.9095 1.9096 1.9097 1.9098 1.9099 1.91 1.9101 1.9102
TIME
Fig.14 Input-current ripple
Fig.11 Input-current waveform
Manakula Vinayagar Institute of Technology
AuthorizedPuducherry, India
licensed use limited IEEE
to: Visvesvaraya Technological University Belagavi. Downloaded on September 05,2023 at [Link] UTC ICSCAN
from IEEE Xplore. 2021
Restrictions apply.
ISBN 978-1-6654-3986-2
In this paper, two-stage interleaved boost converter is
designed and performance is analyzed by simulating in
MATLAB/Simulink. This work illustrates the benefits of
interleaving and the design can be easily upgraded to high
power and voltage gains as per the requirements. Results
obtained are in close match with the theoretical design values
which validates the design procedure used in this paper.
REFERENCES
[1] Changrong Liu, Amy Johnson, and Jih-Sheng Lai, “A Novel Three-
Phase High-Power Soft-Switched DC/DC Converter for Low-Voltage
Fuel Cell Applications” IEEE Transactions on Industry Applications,
Vol. 41, No. 6, pp. 1691-1697, Nov.2005.
[2] A. Thiyagarajan, S. G. Praveen Kumar, A. Nandini."Analysis and
comparison of conventional andinterleaved DC/DC boost converter",
IEEE -ICCTET 2014.
Fig.15 Output-voltage ripple
[3] A. Ostadrahimi and A. Radan, "Utilization of interleaved converter to
improve battery performance in electric and electrical hybrid vehicles,"
TABLE II. COMPARISON OF CONVENTIONAL BOOST CONVERTER AND in IEEE PEDSTC 2014,pp. 624-628.
IBC OPERATING IN CCM.
[4] R. B. Magadum, S. N. Dodamani and D. B. Kulkarni, "Optimal
Conventional Interleaved Placement of Unified Power Flow Controller (UPFC) using Fuzzy
Sl. Theoretical Logic," in IEEE ICEES-2019, pp. 1-4.
Parameters Boost- Boost-
No Value [5] A. K. Chauhan, M. Raghuram and S. K. Singh, "Extended boost three
Converter Converter
1 Input Voltage 15V 15V 15V phase matrix converter using switched capacitor topology having buck
boost ability," in IEEE PEDES-2016.
2 Input Current 10A 9.9A 9.629A
[6] S Suraj, Sarun Soman, J J Jijesh. "Implementation of interleaved dual
3 Input Power 150W 148.5W 144.44W boost converter utilizing FPGA for PWM", in IEEE RTEICT-2016.
4 Output Voltage 30V 28.38V 28.71V [7] R. B. Magadum and D. B. Kulkarni, "Performance Enrichment of
5 Output Current 5A 4.73A 4.78A Distribution Network with DG in Presence of STATCOM," in IEEE
6 Output Power 150W 134.23W 137.3W ICACCS-2020, pp. 701-705.
[8] R. B. Magadum and D. B. Kulkarni, “Performance Enhancement of
7 Efficiency 100% 90.34% 95.05% Distribution Network by Optimal Placement of Multiple Capacitors
using FKBC,” in Advances in Intelligent Systems and Computing,
8 Input Current 1A 1A 8mA
Springer-2020,Vol.1119, pp 591-602.
Ripple
[9] R. B. Magadum, C. J. Sudhakar, A. V. Deshpande and S. N.
9 Output Voltage 0.3V 0.3V 7mA Dodamani, "Optimal Placement of Multiple STATCOM and It’s
Ripple Impact on Voltage Stability," in 7th IEEE ICACCS-2021, pp. 238-242.
[10] Avinash Deshpande and M. Kappali, "Coordination of Energy Storage
Systems and Closed Loop Converter for Regulating Voltage of PV
IV. CONCLUSION System," IEEE CONECCT-2020, Bangalore, India, 2020, pp. 1-5.
[11] R. B. Magadum and D. B. Kulkarni, “Power Loss Minimization with
Whenever high power, and high voltage gains are Network Reconfiguration with Capacitor,” in IEEE ICCSP-2020,
desired, single stage conventional boost converters are not Chennai, India, pp.1510-1514.
sufficient as they produce high voltage and current ripples,
increased switching stress and low conversion efficiency.
Interleaving technology in this regard can prove effective to
meet these requirements with the benefits of the following;
High voltage gain
Input current ripple elimination and low conduction losses
Reduced ripple output voltage.
Low voltage stress on switches
Manakula Vinayagar Institute of Technology
AuthorizedPuducherry, India
licensed use limited IEEE
to: Visvesvaraya Technological University Belagavi. Downloaded on September 05,2023 at [Link] UTC ICSCAN
from IEEE Xplore. 2021
Restrictions apply.
View publication stats
