ELEC-237
ELECTRONICS LABORATORY-I
EXPERIMENT 2
OPERATIONAL AMPLIFIER
IMPERFECTIONS AND
APPLICATIONS
Name:………………………………………………………………………………….
Surname: ……………………………………….…………………………………
Student ID:…………………………………….....................................................
Section:.........................................................................................................................
Date:.........................................................................................................................
OBJECTIVE: Imperfections of the integrated circuit operational amplifier and
compensation of the non-idealities.
DEPARTMENT OF ELECTRONICS ENGINEERING
GEBZE TECHNICAL UNIVERSITY
This experiment has been adopted from Department of Electrical and Electronics Engineering, Boğaziçi University
Figure 1. UA741CN Opamp with pin connections.
This experiment has been adopted from Department of Electrical and Electronics Engineering, Boğaziçi University
1. Voltage and Current Offsets
1.1 Offset Measurement:
Figure 2. A circuit for the measurement of offsets.
Assemble the circuit as shown in Figure 2. Adjust the power supplies to ±10V.
Measure VC for R2=R3=1MΩ (Resistors should be matched within 2%
tolerance). Then, short circuit R3 and measure VC and as R3 is shorted, add
R1=1kΩ to ground from the negative input and measure VC. Put your
measurement results to Table 1.
Table 1: VC measurements for offset calculations.
R3 = 1 MΩ R3 = 0 R3 = 0
R1 = ∞ R1 = ∞ R1 = 1 kΩ
VC …………. …………. ………….
Consider the effect of bias current, offset current, and offset voltage on each of
these values of VC, in turn. Calculate each and discuss the differences from the
datasheet values in the Analysis & Discussion part.
• In datasheet approximate ranges for these values are given as:
o VOS < 6 mV; VOS ≈ 1 mV (typical value)
o IIB < 500 nA; IIB ≈ 80 nA
o IOS < 200nA; IOS ≈ 20 nA
Note that all measurements will be different but the estimation analysis
should be similar: Contribution from both the offset voltage and currents
should be considered as it is emphasized that these two are independent
effects – so superposition applies here.
Use the VC = Av.VOS + R2.(IIB + IOS/2) and VC = Av.VOS + R2. IOS formulas for
appropriate VC measurements to calculate the bias current, offset current, and
offset voltage. Put your calculation results to Table 2.
This experiment has been adopted from Department of Electrical and Electronics Engineering, Boğaziçi University
Table 2. Calculated bias current, offset current, and offset voltage.
Calculation Area
VOS IIB IOS
……… ……… ………
This experiment has been adopted from Department of Electrical and Electronics Engineering, Boğaziçi University
2. Compensated Miller Integrator
2.1 Integrator Offset Control:
Figure 3: A compansated integrator.
Assemble the circuit as shown in Figure 3. Adjust the power supplies to ±10V.
a) With node A open, and measuring VC, adjust R4 to make VC =0 V.
b) Ground node A. Measure node C and node D.
c) Measure node C. Adjust R4 to make VC =0 V. Measure node D.
Consider what this compensation process can tell you about the offset voltage
and bias current of the OPAMP. What about the offset current?
Table 3. Compensation measurements.
a) b) c)
VC …………. …………. ………….
VD …………. …………. ………….
2.2 Integrator Operation:
Use the circuit as shown in Figure 3 with compensation adjusted in 2.1.
Connect a function generator to input A.
a) Adjust the generator to provide a 1 kHz symmetric square wave at input
A of 1 Vpp amplitude Measure A and C. Sketch the waveforms, noting
peak amplitudes and relative timing.
This experiment has been adopted from Department of Electrical and Electronics Engineering, Boğaziçi University
Waveform of
..............................
................................V / cm
.............................. ms / cm
b) Switch the generator to provide a 1 Vpp sine wave at input A. Sketch the
waveforms, noting the peak amplitude and relative timing.
Waveform of
..............................
................................V / cm
.............................. ms / cm
c) Adjust the generator to find the frequency at which the signal at nodes
A and C have the same amplitude. Note the relative phase.
f = ………….. Ф = ………….
d) Find the frequencies at which |vc/va| = 0.1 and 10. Note the relative
phase in each case. You may want to adjust the input signal level to
make the display more convenient while maintaining a sinewave
output.
f |vc/va| = 0.1 = ………….. f |vc/va| = 10 = ………….
Ф = …………. Ф = ………….
This experiment has been adopted from Department of Electrical and Electronics Engineering, Boğaziçi University
3. Frequency Effects
3.1 Small Signal Frequency Response:
Figure 4. A high-gain inverting amplifier for frequency measurement.
Assemble the circuit as shown in Figure 4. Adjust the power supplies to ±10V.
Connect a function generator to input A at 100 Hz.
a) Measure nodes A and D. Adjust the generator amplitude to provide a
peak output at node D of 2 Vpp at 100 Hz.
b) Raise the frequency of the generator to the value at which vD is reduced
by 3dB (to 1/√2 = 0.707 of its 100 Hz value). Note the frequency as f4.
[Make sure that the voltage at node A has remained at its initial value
as established in a).]
c) Increase the frequency to 10 f4. Measure the peak-to-peak output value.
d) Change resistor R2 from 1MΩ to 100kΩ and repeat a), b), c).
Put your measurement results to Table 4 & 5.
Table 4. Small-signal frequency measurements for R2 = 1MΩ
R2 = 1MΩ a) b) c)
vA …………. …………. ………….
vD 2 Vpp …………. ………….
f4 100 Hz …………. ………….
This experiment has been adopted from Department of Electrical and Electronics Engineering, Boğaziçi University
Table 5. Small-signal frequency measurements for R2 = 100kΩ
R2 = 100kΩ a) b) c)
vA …………. …………. ………….
vD 2 Vpp …………. ………….
f4 100 Hz …………. ………….
3.2 Slew-rate limiting:
Figure 5. A circuit for evaluatig slew rate.
Assemble the circuit as shown in Figure 5. Adjust the power supplies to ±10V.
Connect a function generator to input B at 1 kHz.
a) Measure nodes B and D. Adjust the generator amplitude to provide a
peak output at node D of 0.2 Vpp at 1 kHz.
b) Raise the frequency of the generator to the value at which v D is reduced
by 3dB (to 1/√2 = 0.707 of its 1 kHz value). Note the frequency as f5.
Verify that it’s 100 times that in E3.1 b), namely 100 f4.
f5 = …………..
c) Reduce the frequency to 1 kHz. Raise the input signal amplitude until
vD reaches 8 Vpp. Note vB.
vB = …………..
d) Keeping vB fixed and observing vD, raise the frequency until vD falls to
0.707 of its low-frequency value. Note the frequency as f6; Sketch the
waveform.
f6 = …………..
This experiment has been adopted from Department of Electrical and Electronics Engineering, Boğaziçi University
Waveform of
..............................
................................V / cm
.............................. ms / cm
e) Lower vB to half its former value. What does vD become? Sketch the
waveform.
vD = …………..
Waveform of
..............................
................................V / cm
.............................. ms / cm
f) Raise the frequency to reduce vD to 0.707 of its value in e). Note the
frequency as f7.
f7 = …………..
This experiment has been adopted from Department of Electrical and Electronics Engineering, Boğaziçi University
NOTES
...............................................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
...................................................................................................................................................................... .........
...............................................................................................................................................................................
...............................................................................................................................................................................
.................................................................................................................................................... ...........................
...............................................................................................................................................................................
...............................................................................................................................................................................
..............................................................................................................................................................
....................................................................................................................................................................... ........
...............................................................................................................................................................................
...............................................................................................................................................................................
...................................................................................................................................................... .........................
...............................................................................................................................................................................
...............................................................................................................................................................................
.................................................................................................................................... ...........................................
...............................................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
..............................................................................................................................................................
...............................................................................................................................................................................
...............................................................................................................................................................................
This experiment has been adopted from Department of Electrical and Electronics Engineering, Boğaziçi University
