222222222222222222222222
Start Tresos. Use 64 bit if there is an option and you have Windows 64 bit. (First time:
click yes to create
workspace directory)
File - Import - General - Existing Projects into Workspace -> Click Next
2. First time: Check “Copy” box to copy workspace from NXP folder to EB folder.)
3. Browse to root directory (Tresos folder). Example:
C:\NXP\AUTOSAR\MPC574XG_MCAL4_0_RTM_1_0_4\ Calypso6M_sample_ap_devkit
\Tresos
4. Click OK -> Click Finish
Start Tresos. Use 64 bit if there is an option and you have Windows 64 bit. (First time:
click yes to create
workspace directory)
File - Import - General - Existing Projects into Workspace -> Click Next
2. First time: Check “Copy” box to copy workspace from NXP folder to EB folder.)
3. Browse to root directory (Tresos folder). Example:
C:\NXP\AUTOSAR\MPC574XG_MCAL4_0_RTM_1_0_4\ Calypso6M_sample_ap_devkit
\Tresos
4. Click OK -> Click Start Tresos. Use 64 bit if there is an option and you have
Windows 64 bit. (First time: click yes to create
workspace directory)
File - Import - General - Existing Projects into Workspace -> Click Next
2. First time: Check “Copy” box to copy workspace from NXP folder to EB folder.)
3. Browse to root directory (Tresos folder). Example:
C:\NXP\AUTOSAR\MPC574XG_MCAL4_0_RTM_1_0_4\
Calypso6M_sample_ap_devkit \Tresos
4. Click OK -> Click Finish4.2 Serial Data Input, Output and IOs (DI, DO and IO0, IO1,
IO2, IO3)
The W25Q128JV supports standard SPI, Dual SPI and Quad SPI operation. Standard SPI
instructions use the unidirectional DI (input) pin to serially write instructions, addresses
or data to the device on the rising edge of the Serial Clock (CLK) input pin. Standard SPI
also uses the unidirectional DO (output) to read data or status from the device on the
falling edge of CLK.
Dual and Quad SPI instructions use the bidirectional IO pins to serially write
instructions, addresses or data to the device on the rising edge of CLK and read data or
status from the device on the falling edge of CLK. Quad SPI instructions require the non-
volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin
becomes IO2 and the /HOLD pin becomes IO3 D T Future routine revisions will occur
when appropriate, without notice. Contact XTX TECHNOLOGY INC,
sales office to obtain the latest specifications and before placing your product order.
Please also pay
attention to information published by XTX TECHNOLOGY INC by various means,
including XTX
TECHNOLOGY INC. Web Site: http://www.xtxtech.com/; Technical Contact:
[email protected] FIND A DOC4444UMENT ..3333 C4444IRCLE RATE
HELLOWORLD FOR SCRIBD ..4444 NEED TO FIND A DOCUMENT .. CIRCLE RATE
REFEFEA633636346 Start Tresos. Use 64 bit if there is an option and you have Windows
64 bit. (First time: click yes to create
workspace directory)
File - Import - General - Existing Projects into Workspace -> Click Next
2. First time: Check “Copy” box to copy workspace from NXP folder to EB folder.)
3. Browse to root directory (Tresos folder). Example:
C:\NXP\AUTOSAR\MPC574XG_MCAL4_0_RTM_1_0_4\ Calypso6M_sample_ap_devkit
\Tresos
4. Click OK -> Click Finishattention to information published by XTX TECHNOLOGY INC
by various means, including XTX
TECHNOLOGY INC. Web Site: http://www.xtxtech.com/; Technical Contact:
[email protected]3524525
33532523532222222222222222222222222222222341315153
124444444444444444444444455555555555555
Future routine revisions will occur when appropriate, without notice. Contact XTX
TECHNOLOGY INC,
sales office to obtain the latest specifications and before placing your product order.
Please also pay
attention to information published by XTX TECHNOLOGY INC by various means,
including XTX
TECHNOLOGY INC. Web Site: http://www.xtxtech.com/; Technical Contact:
[email protected]25514113124 Future routine revisions will occur when appropriate, without notice.
Contact XTX TECHNOLOGY INC,
sales office to obtain the latest specifications and before placing your product order.
Please also pay
attention to information published by XTX TECHNOLOGY INC by various means,
including XTX
TECHNOLOGY INC. Web Site: http://www.xtxtech.com/; Technical Contact:
[email protected] Future routine revisions will occur when appropriate, without notice.
Contact XTX TECHNOLOGY INC,
sales office to obtain the latest specifications and before placing your product order.
Please also pay
The SPI Chip Select (/CS) pin enables and disables device operation. When /CS is high
the device is deselected and the Serial Data Output (DO, or IO0, IO1, IO2, IO3) pins are
at high impedance. When deselected, the devices power consumption will be at
standby levels unless an internal erase, program or write status register cycle is in
progress. When /CS is brought low the device will be selected, power consumption will
increase to active levels and instructions can be written to and data read from the
device. After power-up, /CS must transition from high to low before a new instruction
will be accepted. The /CS input must track the VCC supply level at power-up and power-
down (see “Write Protection” and Figure 58). If needed a pull-up resister on the /CS pin
can be used to accomplish this.
4.2 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3)
The W25Q128JV supports standard SPI, Dual SPI and Quad SPI operation. Standard SPI
instructions use the unidirectional DI (input) pin to serially write instructions, addresses
or data to the device on the rising edge of the Serial Clock (CLK) input pin. Standard SPI
also uses the unidirectional DO (output) to read data or status from the device on the
falling edge of CLK.
Dual and Quad SPI instructions use the bidirectional IO pins to serially write
instructions, addresses or data to the device on the rising edge of CLK and read data or
status from the device on the falling edge of CLK. Quad SPI instructions require the non-
volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin
becomes IO2 and the /HOLD pin becomes IO3 TECHNOLOGY INC. Web Site:
http://www.xtxtech.com/; Technical Contact: [email protected]
