Exam Prep Analog Circuits - Module I Formula Sheet
Module I: BJT & RC Circuits Cheat Sheet
RC Response · Diode Circuits · BJT Hybrid-π · Frequency Response
1 1. RC Circuit Response - Key Component: Capacitor in series, Diode in
shunt.
General Transient Equation: The voltage across a ca-
- Positive Clamper: Output shifts UP. (Diode points
pacitor Vc (t) in a first-order RC circuit:
down).
Vc (t) = V∞ + (Vinitial − V∞ )e−t/τ - Negative Clamper: Output shifts DOWN. (Diode
points up).
- τ = Rth C (Time Constant)
- Output: Voutpeak = 2Vm .
- V∞ : Final steady-state voltage (t → ∞)
- Vinitial : Initial voltage at t = 0
3 3. BJT Small Signal Parameters
Response to Inputs:
Before AC analysis, perform DC Analysis (Large Signal)
to find IC (Collector Current).
- Step Input: Capacitor charges from 0 to Vin .
Hybrid-π Model Parameters:
Vc (t) = Vin (1 − e−t/τ )
IC
Transconductance: gm = (≈ 40IC at 300K)
- Pulse Input: VT
βVT β
Input Resistance: rπ = =
- If Pulse Width tp 5τ : Capacitor fully IC gm
charges/discharges (looks like square wave). VA
Output Resistance: ro = (often ∞)
- If Pulse Width tp τ : Capacitor barely IC
charges (looks like triangle wave/integrator).
Note: VT ≈ 25mV or 26mV at room temperature.
- High Pass (C-R circuit): Blocks DC. Output = Input - Relationship between parameters:
Vc . Used as Differentiator if τ T .
rπ = (β + 1)re ≈ βre
- Low Pass (R-C circuit): Passes DC. Output = Vc . Used
as Integrator if τ T . β α
α= , gm =
β+1 re
Square Wave Response:
- Rise Time (tr ): (Low Pass) Time for output to go 4 4. Amplifier Configurations (Summary)
10% → 90%.
tr ≈ 2.2τ = 2.2RC Comparison of small signal properties. Assume ro =
∞.
- Tilt/Sag (P ): (High Pass) Drop in the flat top of the
pulse.
T /2 Config Voltage Gain Rin Rout
P = × 100% (Period T ) (Av )
τ
CE −gm (RC ||RL ) rπ RC
2 2. Diode Circuits CB +gm (RC ||RL ) 1
gm
||rπ ≈ RC
1
gm
Clippers (Limiters): CC ≈1 rπ + βRE 1
gm
||RE
- Series Clipper: Diode in series with load.
- Shunt Clipper: Diode in parallel with load. 5 5. CE Amplifier Analysis (Detailed)
- Reference Voltage (VR ): Shifts the clipping level.
1. Fixed Bias / Voltage Divider Bias CE:
- Rule: If diode is ON (VD > 0.7V ), replace with 0.7V
battery. If OFF, Open Circuit. - Input Impedance (Zi ): R1 ||R2 ||rπ
Clampers (DC Restorers): Adds a DC shift to the signal. - Output Impedance (Zo ): RC ||ro ≈ RC
Page 1
Exam Prep Analog Circuits - Module I Formula Sheet
- Voltage Gain (Av ): - Output Miller Capacitance:
Av = −gm (RC ||RL ) 1
CMout = Cµ (1 − ) ≈ Cµ
Av
Note: The negative sign indicates 180◦ phase shift.
Total Input Capacitance at High Freq:
2. CE with Emitter Resistor (RE Unbypassed): The
0
presence of RE provides negative feedback. Cintotal = Cπ + CMin = Cπ + Cµ (1 + gm RL )
1
- Input Impedance (Base): Rib = rπ + (1 + β)RE fH =
2π(Rsig ||rπ )Cintotal
- Voltage Gain (Exact):
−βRC 7 7. Important Exam Tips
Av =
rπ + (1 + β)RE
- DC vs AC: Always calculate DC currents first to find
- Voltage Gain (Approx): If (1 + β)RE rπ : gm and rπ . Never use DC voltages in the AC small
signal model.
−RC
Av ≈
RE - Units: IC is usually in mA, so gm will be in mS (milli-
Siemens). rπ is usually in kΩ.
- Benefit: Gain is stable and depends only on resis-
- Grounding: In AC analysis, VCC is Ground. Capac-
tor ratios, not transistor β.
itors are Shorts (Mid-band).
3. Advanced Gain Concepts: - Unbypassed RE : Remember that looking into the
base, any resistance in the emitter is multiplied by
Iout
- Current Gain (AI ): AI = Iin = Av ZRin
L
(β + 1).
- Power Gain (AP ): AP = |Av · AI |
- Intrinsic Gain: Max voltage gain (Load RL → ∞).
VA
Av,max = −gm ro = −
VT
6 6. Frequency Response
Bandwidth: BW = fH − fL .
- Low Freq (fL ): Due to external capacitors
(Cin , Cout , CE ).
Resistance seen by Emitter Bypass (CE ):
rπ + (Rsig k R1 k R2 )
Req = RE k
β+1
Note: This pole (1/2πCE Req ) is usually the highest, de-
termining fL .
- High Freq (fH ): Due to internal capacitors (Cπ , Cµ ).
- Transition Frequency (fT ): (Unity Gain Bandwidth)
gm
fT =
2π(Cπ + Cµ )
Miller’s Theorem: Used to split the feedback capacitor
Cµ (between Base and Collector).
- Input Miller Capacitance:
CMin = Cµ (1 − Av )
Since Av is negative and large, CMin becomes very
large, reducing bandwidth.
Page 2
