FAN7316
FAN7316
April 2011
FAN7316
LCD Backlight Inverter Drive IC
Features Description
High-Efficiency Single-Stage Power Conversion The FAN7316 is a LCD backlight inverter drive IC that
controls N-N half-bridge topology. The FAN7316 can also
Wide Input Voltage Range: 4.5V to 24V
drive push-pull topology.
Backlight Lamp Ballast and Soft Dimming
Reduces Required External Components The FAN7316 provides a low-cost solution by integrating
the external open-lamp protection circuit. The operating
Precision Voltage Reference Trimmed to 2% voltage of the FAN7316 is wide, so the FAN7316 doesn’t
N-N Half-Bridge Topology need an external regulator to supply the voltage to the IC.
PWM Control at Fixed Frequency The FAN7316 has the internal bootstrap driver, so the
Analog and Burst Dimming Function external fast recovery diode can be avoided.
Selectable Burst Dimming Polarity by ADIM Voltage The FAN7316 provides various protections, such as
Striking Frequency Depending on Normal Frequency open-lamp regulation, arc protection, open-lamp
Open-Lamp Protection protection, short-circuit protection, and CMP-high
protection to increase the system reliability. The
Open-Lamp Regulation FAN7316 provides analog dimming, burst dimming, and
Short-Circuit Protection burst dimming polarity selection functions.
20-Pin SOIC
The FAN7316 is available in a 20-SOIC package.
Applications
LCD TV
LCD Monitor
Ordering Information
BCT/FT
OUTH
OLP3
OLP4
OLR
SCP
VIN
VS
VB
RT
20 19 18 17 16 15 14 13 12 11
F PXYTT
FAN7316
1 2 3 4 5 6 7 8 9 10
OUTL
OLP1
OLP2
BDIM
ADIM
GND
CMP
ENA
VREF
FB
F : Fairchild logo
P : Assembly site code
XY : Year & weekly code
TT : Die run code
FAN7316 : Device name
Figure 3. Start Threshold Voltage vs. Temp. Figure 4. Start Threshold Voltage Hys. vs. Temp.
Figure 5. Start-up Current vs. Temp. Figure 6. Standby Current vs. Temp.
Figure 7. Operating Frequency vs. Temp. Figure 8. Striking Frequency vs. Temp.
Figure 9. Burst Dimming Frequency vs. Temp. Figure 10. VREF Voltage vs. Temp.
Figure 11. VREF Line Regulation Voltage vs. Temp. Figure 12. VREF Load Regulation Voltage vs. Temp.
Figure 13. CMP Sink Current vs. Temp. Figure 14. CMP Source Current 1 vs. Temp.
Figure 15. CMP Source Current 2 vs. Temp. Figure 16. Operating Current vs. Temp.
Figure 17. Error Amplifier 2V Voltage vs. Temp. Figure 18. Open-Lamp Protection Voltage vs. Temp.
Figure 19. Open-Lamp Regulation Voltage 2 vs. Temp. Figure 20. Over-Voltage Protection vs. Temp.
Figure 21. Short-Circuit Protection Voltage vs. Temp. Figure 22. High-Side Output Voltage vs. Temp.
Idch R Q
IRT IRT 20pF -
+
1.728V
0.5V +
-
RT
3 10 3
fOSCB [Hz] (2)
BCT[nF]
BDIM
BCT 0.5V
3.0V
ADIM
Lamp 0V
current
6V
OUTH
6V
OUTL
BDIM
BCT 0.5V
Lamp isn t ignited Lamp is ignited
OLP 1.5V
6V
OUTH
6V
OUTL
Figure 33. Positive Burst Dimming Operation Figure 35. Burst Dimming During Striking Mode
Burst dimming can be implemented by not only DC
voltage, also PWM pulse as BDIM signal. Figure 34
shows how to implement burst dimming by using PWM Output Drives: FAN7316 is designed to drive high-side
pulse as BDIM signal. and low-side MOSFETs with symmetrical duty cycle. A
fixed dead time of 500ns is introduced between two
t ch tdch
outputs at maximum duty cycle, as shown Figure 36.
2V -
Fixed dead time Fixed dead time
500 ns 500 ns
Ich
9µA + S Q
BCT CMP
CT
R Q
Idch -
18µA
CLOCK
0.5V +
T
Comparator
External
-
Pulse Signal
Burst Signal
to Error Amplifier OUTH
BDIM +
OUTL
Figure 34. Burst Dimming Using an External Pulse Figure 36. MOSFETs Gate Drive Signal
During striking mode, burst dimming operation is disabled
to guarantee the continuous striking time. Figure 35
shows that burst dimming is disabled during striking
mode.
450 cycles
Lamp isn’t ignited
6V OLP 1.5V
OUTH
2V
SCP
6V
OUTL 6V
OUTH
Shutdown 6V
OUTL
Figure 40. Arc Protection
Open-Lamp Protection: If OLP is lower than 1.5V at
initial operation, the IC operates at striking mode for BCT Shutdown
450 cycles
Lamp isn’t ignited
OLP 1.5V 2V
SCP
6V
6V
OUTH
6V
6V
OUTL
Shutdown
Shutdown
Figure 41. Open-Lamp Protection in Striking Mode
OLP time=6.67~10ms Figure 44. Short-Circuit Protection in Normal Mode
Lamp open @ BCT=300Hz
4V
CMP-High Protection: If CMP is higher than 3V, the
BCT
2V counter based on BCT time starts counting 450 cycles
0.5V and 32 cycles at striking mode and normal mode,
3 cycles respectively, then the IC enters shutdown, as shown in
Figure 45 and Figure 46.
OLP 1.5V
6V
OUTH
6V
OUTL
Shutdown
4V
Striking time=1.5s @ BCT=300Hz
2V
BCT
0.5V
450 cycles
Lamp isn’t ignited
OLP 1.5V
3V
CMP
6V
OUTH
6V
OUTL
Shutdown
1. Features
High-Efficiency Single-Stage Power Conversion
N-N Half-Bridge Topology
Reduces Required External Components
Enhanced System Reliability through Protection Functions
F1 CN2
35001WR-02A
FUSE C1 C2 C3 TX1 LTM190EX 1
330u 1u 1u 1
0 CN1
35001WR-02A 2
0 0 2
1
OLP3 OLP4 OLR 0 0 0 1
0 C9
C8 3p
C6 3p 2
C5 R1 R24 1u 2
R2 R3 10n 30k 0R OLP4 OLP3
100k 100k
R4 C10 R5 C11
M1 D2 10k 2.7n 10k 2.7n
BAV70
BCT
RT
SCP
VS
VB
OLR
OUTH
VIN
OLP3
OLP4
CN5
SN1 DN1 R6 R7
1 0 0 0 0
IC1 R31 D3 680 680
2 15V BAV70
3 GN1 DN1
4 10R
5
6
FAN7316 0 SN2 DN2
C4 10u 0 0
35001WR-02A
CN4
7 DIM(0~3.3V) R30
8 TX2 1
9 ON/OFF GN2 DN2
1
10R
OUTL
VREF
OLP1
OLP2
10
BDIM
ADIM
C7 10u
GND
CMP
ENA
AOP800 CN3
FB
35001WR-02A 2
12505WR-10 2
1
0 1
R8 R9 0
100k 100k R25 0 C15 C16
C12 N.C. 3p 3p 2
33n 2
R22 OLP2 OLP1
OLP1 OLP2 0 0R C13 R27 R14 C18 R15 C19
REF
R13 1u 10k R29 D4 10k 2.7n 10k 2.7n
100k 0 BAV70
C23 R23 0 OLR
R10 R12 N.C. N.C. 0 0 0 0 R17 R16
12k 75k D5 680 680
0 0 R18 BAV70
100k C21
R11 4.7n 0 0
C14 9.1k
0.1u 0 0
R28
0 0
R20
20k
10k C20 R19
C17 1n 10k R21
10n
0 0 0 20k
13.00
12.60 A
11.43
20 11
B
9.50
10.65 7.60
10.00 7.40
2.25
1 10 0.65
PIN ONE 0.51 1.27 1.27
INDICATOR 0.35
0.25 M C B A
LAND PATTERN RECOMMENDATION
0.33
C 0.20
0.10 C
0.30
0.75 0.10 SEATING PLANE
X 45°
0.25
NOTES: UNLESS OTHERWISE SPECIFIED
(R0.10)
A) THIS PACKAGE CONFORMS TO JEDEC
GAGE PLANE
(R0.10) MS-013, VARIATION AC, ISSUE E
0.25 B) ALL DIMENSIONS ARE IN MILLIMETERS.
8°
0° C) DIMENSIONS DO NOT INCLUDE MOLD
FLASH OR BURRS.
1.27 D) CONFORMS TO ASME Y14.5M-1994
0.40 SEATING PLANE E) LANDPATTERN STANDARD: SOIC127P1030X265-20L
(1.40) DETAIL A F) DRAWING FILENAME: MKT-M20BREV3
SCALE: 2:1
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
[Link]