<![CDATA[qq_16923717的博客]]>https://blog.csdn.net/qq_16923717zh-cnhttps://blog.csdn.net/<![CDATA[FPGA实现对数log2和10*log10]]>https://blog.csdn.net/qq_16923717/article/details/99679548https://blog.csdn.net/qq_16923717/article/details/99679548qq_16923717Fri, 16 Aug 2019 16:32:35 +0800<![CDATA[自己常用的Python正则表达式]]>https://blog.csdn.net/qq_16923717/article/details/89430854https://blog.csdn.net/qq_16923717/article/details/89430854qq_16923717Tue, 23 Apr 2019 00:19:42 +0800<![CDATA[关于FPGA设计中实现信号延时的资源消耗]]>https://blog.csdn.net/qq_16923717/article/details/89322740https://blog.csdn.net/qq_16923717/article/details/89322740qq_16923717Mon, 15 Apr 2019 23:58:49 +0800<![CDATA[记一次FPGA工程艰难的debug经历（模块一定要寄存器输出）]]>https://blog.csdn.net/qq_16923717/article/details/88878103https://blog.csdn.net/qq_16923717/article/details/88878103qq_16923717Mon, 15 Apr 2019 21:58:51 +0800<![CDATA[关于Altera stratix 4的PLL IP核生成的时钟频率不准]]>https://blog.csdn.net/qq_16923717/article/details/89311750https://blog.csdn.net/qq_16923717/article/details/89311750qq_16923717Mon, 15 Apr 2019 21:52:33 +0800<![CDATA[自己常用的Python查找表]]>https://blog.csdn.net/qq_16923717/article/details/89206200https://blog.csdn.net/qq_16923717/article/details/89206200qq_16923717Thu, 11 Apr 2019 11:27:16 +0800<![CDATA[quartus prime pro联合modelsim仿真]]>https://blog.csdn.net/qq_16923717/article/details/87863626https://blog.csdn.net/qq_16923717/article/details/87863626qq_16923717Thu, 21 Feb 2019 16:31:52 +0800<![CDATA[如何减少FPGA工程编译时间]]>https://blog.csdn.net/qq_16923717/article/details/87298258https://blog.csdn.net/qq_16923717/article/details/87298258qq_16923717Thu, 14 Feb 2019 21:07:46 +0800<![CDATA[Python做上位机通过JTAG控制FPGA（1）：如何使用quartus的tcl]]>https://blog.csdn.net/qq_16923717/article/details/86563941https://blog.csdn.net/qq_16923717/article/details/86563941qq_16923717Sun, 20 Jan 2019 17:44:25 +0800<![CDATA[网络适配器突然消失的解决办法]]>https://blog.csdn.net/qq_16923717/article/details/86563488https://blog.csdn.net/qq_16923717/article/details/86563488qq_16923717Sun, 20 Jan 2019 16:51:02 +0800<![CDATA[Quartus报错]]>https://blog.csdn.net/qq_16923717/article/details/86150530https://blog.csdn.net/qq_16923717/article/details/86150530qq_16923717Wed, 09 Jan 2019 14:21:39 +0800<![CDATA[CRC32的FPGA并行实现原理及MATLAB仿真]]>https://blog.csdn.net/qq_16923717/article/details/83826856https://blog.csdn.net/qq_16923717/article/details/83826856qq_16923717Mon, 12 Nov 2018 18:44:44 +0800<![CDATA[推荐几个自己常用的Windows轻量小软件]]>https://blog.csdn.net/qq_16923717/article/details/83858261https://blog.csdn.net/qq_16923717/article/details/83858261qq_16923717Thu, 08 Nov 2018 11:20:31 +0800<![CDATA[OFDM中循环前缀CP的作用]]>https://blog.csdn.net/qq_16923717/article/details/83623571https://blog.csdn.net/qq_16923717/article/details/83623571qq_16923717Thu, 01 Nov 2018 18:02:28 +0800<![CDATA[记一个Verilog一段式状态机的低级错误]]>https://blog.csdn.net/qq_16923717/article/details/83510527https://blog.csdn.net/qq_16923717/article/details/83510527qq_16923717Tue, 30 Oct 2018 10:00:03 +0800<![CDATA[建立时间和保持时间的理解、相关计算及在FPGA设计中的应用]]>https://blog.csdn.net/qq_16923717/article/details/82354036https://blog.csdn.net/qq_16923717/article/details/82354036qq_16923717Wed, 05 Sep 2018 14:41:42 +0800<![CDATA[Python udp简单实现及报错问题]]>https://blog.csdn.net/qq_16923717/article/details/82220257https://blog.csdn.net/qq_16923717/article/details/82220257qq_16923717Thu, 30 Aug 2018 13:58:23 +0800<![CDATA[Python库本地安装]]>https://blog.csdn.net/qq_16923717/article/details/82216241https://blog.csdn.net/qq_16923717/article/details/82216241qq_16923717Thu, 30 Aug 2018 11:09:17 +0800<![CDATA[Verilog Coding Styles]]>https://blog.csdn.net/qq_16923717/article/details/81193312https://blog.csdn.net/qq_16923717/article/details/81193312qq_16923717Tue, 24 Jul 2018 22:33:08 +0800<![CDATA[Verilog中的`timescale及它对仿真时间的影响]]>https://blog.csdn.net/qq_16923717/article/details/81099833https://blog.csdn.net/qq_16923717/article/details/81099833qq_16923717Wed, 18 Jul 2018 17:50:23 +0800