wangyijieonline的博客

DDR5 vs DDR4 – All the Design Challenges & AdvantagesLast updated on: January 18, 2021 On July 14th, JEDEC announced the publication of the JESD79-5 DDR5 SDRAM standard signaling the nearing industry transition to DDR5 server dual-inline memory module

DDR4 SDRAM - Timing Parameters Cheat SheetParameterFunctionACTIVATE timingtRRD_SWhen issuing consecutive ACTIVATE commands to banks of different bank groups, the ACTIVATE commands have to be separated by tRRD_S (row-to-row delay–short)tR

DDR4 SDRAM - Understanding Timing ParametersIntroductionThere are a large number of timing parameters in the DDR standard, but when you work with DDR4 SDRAM you’ll often find yourself revisiting or reading about a handful of timing parameters more often

最近看到一篇比较好的ddr的文章，转在这里。DDR4 SDRAM - Initialization, Training and CalibrationIntroductionWhen a device with a DRAM sub-system is powered up, a number of things happen before the DRAM gets to an operational state. The following state-machine from the JEDEC