课程设计——基于FPGA的双向移位寄存器

最新推荐文章于 2024-12-18 22:52:56 发布

爱吃饼干的小白鼠

最新推荐文章于 2024-12-18 22:52:56 发布

阅读量5.2k

点赞数 80

CC 4.0 BY-SA版权

文章标签： fpga开发

本文链接：https://blog.csdn.net/BROKEN__Y/article/details/140110977

基于FPGA的双向移位寄存器

摘要

本文使用verilog HDL语言设计双向移位寄存器，使电路受外部信号控制，实现数字信号的双向移位等功能，其电路设计模块主要分为三个部分，分别为接受判断控制信号的组合逻辑电路部分、实现存储、运算和输出数据的时序逻辑电路部分以及时钟信号输入部分。之后对设计的电路进行仿真，判断电路设计结构的正确性。verilog语言，全称为verilog HDL（Hardware Description Language），是一种硬件描述语言。它通过文本的形式来描述数字电路系统的结构和功能，可以用于设计、模拟和验证数字电路系统。具体来说，verilog可以表示逻辑电路图、逻辑表达式，以及数字逻辑系统所完成的逻辑功能。设计者可以利用这种语言，采用自顶向下的设计方法，逐层描述自己的数字逻辑设计结构，联动一系列分层次的模块来表示复杂的数字系统。

关键词：双向移位寄存器；verilog HDL语言；数字逻辑设计

Verilog modeling and simulation of bidirectional shift register modules

Abstract

In this paper, the verilog HDL is used to design a bidirectional shift-register, which is controlled by external digital signals to realize the functions of bidirectional digital signals shifting, and the module of the circuit is mainly divided into three parts, namely the combinational circuit part that accepts the external signals, the sequential logic circuit part that storage and output data, and the part of clock-signal input .The designed circuit is simulated to judge the correctness of the design. Verilog HDL is a hardware description language. It describes the structure and function of digital circuit systems in the form of text, and can be used to design, simulate, and verify digital circuit systems. Specifically, verilog can show logic circuit diagrams, logic expressions, and the logical functions accomplished by a digital logic system. Designers can use this language to describe their digital logic design structure layer by layer using a top-down design approach, linking a series of hierarchical modules to represent complex digital systems.

Keywords: Bidirectional shift-register；verilog HDL language；digital logic design