This project aim to develop a suite of tool to ease the development of ASIC/FPGA solution. The final program should be an IDE enabling the creation and specification of a project from it's start to finish.

Features

  • netlist extractor from edn for one chip
  • netlist to ucf creator

Project Activity

See All Activity >

Categories

Code Generators, Scientific/Engineering

License

MIT License

Follow ChipIDE

ChipIDE Web Site

nel_h2
Simply solve complex auth. Easy for devs to set up. Easy for non-devs to use. Icon
Simply solve complex auth. Easy for devs to set up. Easy for non-devs to use.

Transform user access with Frontegg CIAM: login box, SSO, MFA, multi-tenancy, and 99.99% uptime.

Custom auth drains 25% of dev time and risks 62% more breaches, stalling enterprise deals. Frontegg platform delivers a simple login box, seamless authentication (SSO, MFA, passwordless), robust multi-tenancy, and a customizable Admin Portal. Integrate fast with the React SDK, meet compliance needs, and focus on innovation.
Start for Free
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of ChipIDE!

Additional Project Details

Operating Systems

BSD, Linux, Windows

Intended Audience

Science/Research

User Interface

Command-line, Project is a templating system, Qt

Programming Language

C++, VHDL/Verilog

Related Categories

C++ Code Generators, C++ Scientific Engineering, VHDL/Verilog Code Generators, VHDL/Verilog Scientific Engineering

Registered

2008-11-25
Report inappropriate content