Table of Contents
1 Introduction
................................................................................................................................................
1
2 Product Overview
.......................................................................................................................................
2
2.1 Block Diagram
...................................................................................................................................
2
2.2 Pin Assignments and Functions
.......................................................................................................
3
2.2.1
ST17H66 (TSSOP16)
...........................................................................................................................
3
2.2.1.1
Pin Assignment
..........................................................................................................................
3
2.2.1.2
Pin Functions
.............................................................................................................................
3
3 System Block
...............................................................................................................................................
4
3.1 CPU
...................................................................................................................................................
4
3.2 Memory
............................................................................................................................................
4
3.2.1
ROM
....................................................................................................................................................
6
3.2.2
SRAM
..................................................................................................................................................
6
3.2.3
FLASH
..................................................................................................................................................
6
3.2.4
eFuse
..................................................................................................................................................
6
3.2.5
Memory Address Mapping
................................................................................................................
6
3.3 Boot and Execution Modes
..............................................................................................................
7
3.3.1
Boot Loader
........................................................................................................................................
7
3.4 Power, Clock and Reset (PCR)
..........................................................................................................
8
3.5 Power Management (POWER)
.........................................................................................................
8
3.6 Low Power Features
.......................................................................................................................
10
3.6.1
Operation and Sleep States
.............................................................................................................
10
3.6.1.1
Normal State
............................................................................................................................
10
3.6.1.2
Clock Gate State
......................................................................................................................
10
3.6.1.3
System Sleep State
..................................................................................................................
10
3.6.1.4
System Off State
......................................................................................................................
10
3.6.2
State Transition
................................................................................................................................
10
3.6.2.1
Entering Clock Gate State and Wake-up
.................................................................................
10
3.6.2.2
Entering Sleep/off States and Wake-up
.................................................................................
10
3.7 Interrupts
........................................................................................................................................
11
3.8 Clock Management
........................................................................................................................
12
3.9 IOMUX
............................................................................................................................................
13
3.10 GPIO
................................................................................................................................................
14
3.10.1
DC Characteristics
............................................................................................................................
15
4 Peripheral Blocks
......................................................................................................................................
16
4.1 2.4GHz Radio
..................................................................................................................................
16
4.2 Timer/Counters (TIMER)
................................................................................................................
16
4.3 Real Time Counter (RTC)
................................................................................................................
16
4.4 AES-ECB Encryption (ECB)
..............................................................................................................
16
4.5 Watchdog Timer (WDT)
.................................................................................................................
17
4.6 SPI (SPI0, SPI1 Two Independent Instances)
.................................................................................
17
4.7 I2C (I2c0, I2c1 Two Independent Instances)
.................................................................................
17
4.8 UART (UART0, UART1 Two Independent Instances)
.....................................................................
17
4.9 DMIC/AMIC Data Path
...................................................................................................................
17
4.9.1
Filter Chain Design
...........................................................................................................................
18
4.9.2
Auto Mute Process
..........................................................................................................................
18
4.9.3
Digital Gain Control
.........................................................................................................................
19
4.9.4
Voice Compression
..........................................................................................................................
19
评论5