Question 1
Answer the following: a. Draw the schematic of an 8085 based system that can be used to measure the width of a pulse. Assume that the pulse is given as a TTL compatible signal by the source which generates it. b. Write the 8085 Assembly Language program to measure the width of the pulse. State all your assumption clearly.
Question 2
Direction for questions 63 to 64: Consider the following program segment for a hypothetical CPU having three user registers R1, R2 and R3.
Instruction Operation Instruction Size(in words)
MOV R1,5000; R1 ¬ Memory[5000] 2
MOV R2, (R1); R2 ¬ Memory[(R1)] 1
ADD R2, R3; R2 ¬ R2 + R3 1
MOV 6000, R2; Memory [6000] ¬ R2 2
HALT Machine halts 1
Consider that the memory is byte addressable with size 32 bits, and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs while the CPU has been halted after executing the HALT instruction, the return address (in decimal) saved in the stack will be
1007
1020
1024
1028
Question 3
Which of the following addressing modes are suitable for program relocation at run time ?
(i) Absolute addressing
(ii) Based addressing
(iii) Relative addressing
(iv) Indirect addressing
(i) and (iv)
(i) and (ii)
(ii) and (iii)
(i), (ii) and (iv)
Question 4
The microinstructions stored in the control memory of a processor have a width of 26 bits. Each microinstruction is divided into three fields: a micro-operation field of 13 bits, a next address field (X), and a MUX select field (Y). There are 8 status bits in the inputs of the MUX.
How many bits are there in the X and Y fields, and what is the size of the control memory in number of words?
10, 3, 1024
8, 5, 256
5, 8, 2048
10, 3, 512
Question 5
Directions for question 63 to 64: Consider the following program segment for a hypothetical CPU having three user registers R1, R2 and R3.
Instruction Operation Instruction Size(in words)
MOV R1,5000; R1 ¬ Memory[5000] 2
MOV R2, (R1); R2 ¬ Memory[(R1)] 1
ADD R2, R3; R2 ¬ R2 + R3 1
MOV 6000, R2; Memory [6000] ¬ R2 2
HALT Machine halts 1
Let the clock cycles required for various operations be as follows: Register to/ from memory transfer: 3 clock cycles ADD with both operands in register : 1 clock cycle Instruction fetch and decode : 2 clock cycles per word The total number of clock cycles required to execute the program is
29
24
23
20
Question 6
Question 9
Question 10
In 8086, the jump condition for the instruction JNBE is?
CF = 0 or ZF = 0
ZF = 0 and SF = 1
CF = 0 and ZF = 0
CF = 0
There are 57 questions to complete.