0% found this document useful (0 votes)
120 views2 pages

74HC193 74HCT193: NXP Semiconductors

This document provides information about NXP Semiconductors 74HC193 and 74HCT193 presettable synchronous 4-bit binary up/down counters. It details the pin configurations, typical clear and count sequences, limiting values, and recommended operating conditions for the devices.

Uploaded by

kjfen
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
120 views2 pages

74HC193 74HCT193: NXP Semiconductors

This document provides information about NXP Semiconductors 74HC193 and 74HCT193 presettable synchronous 4-bit binary up/down counters. It details the pin configurations, typical clear and count sequences, limiting values, and recommended operating conditions for the devices.

Uploaded by

kjfen
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

NXP Semiconductors

74HC193; 74HCT193
Presettable synchronous 4-bit binary up/down counter

MR(1)

PL

D0

D1

D2

D3 CPU(2) CPD(2)

Q0

Q1

Q2

Q3

TCU

TCD 0 CLEAR 13 PRESET 14 15 0 COUNT UP 1 2 1 0 15 14 COUNT DOWN 13


001aag411

(1) Clear overrides load, data and count inputs. (2) When counting up, the count down clock input (CPD) must be HIGH, when counting down the count up clock input (CPU) must be HIGH. Sequence Clear (reset outputs to zero); load (preset) to binary thirteen; count up to fourteen, fifteen, terminal count up, zero, one and two; count down to one, zero, terminal count down, fifteen, fourteen and thirteen.

Fig 8. Typical clear, load and count sequence

74HC_HCT193

All information provided in this document is subject to legal disclaimers.

NXP B.V. 2013. All rights reserved.

Product data sheet

Rev. 4 24 June 2013

7 of 30

NXP Semiconductors

74HC193; 74HCT193
Presettable synchronous 4-bit binary up/down counter

7. Limiting values
Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol VCC IIK IOK IO ICC IGND Tstg Ptot Parameter supply voltage input clamping current output clamping current output current supply current ground current storage temperature total power dissipation DIP16 package SO16 package SSOP16 package TSSOP16 package
[1] [2]
[2] [2] [2] [2]

Conditions VI < 0.5 V or VI > VCC + 0.5 V VO < 0.5 V or VO > VCC + 0.5 V VO = 0.5 V to VCC + 0.5 V
[1] [1]

Min 0.5 65 -

Max +7.0 20 20 25 50 50 +150 750 500 500 500

Unit V mA mA mA mA mA C mW mW mW mW

The input and output voltage ratings may be exceeded if the input and output current ratings are observed. For DIP16 packages: above 70 C the value of Ptot derates linearly at 12 mW/K. For SO16 packages: above 70 C the value of Ptot derates linearly at 8 mW/K. For SSOP16 and TSSOP16 packages: above 60 C the value of Ptot derates linearly at 5.5 mW/K.

8. Recommended operating conditions


Table 5. 74HC193 VCC VI VO Tamb t/V supply voltage input voltage output voltage ambient temperature input transition rise and fall rate VCC = 2.0 V VCC = 4.5 V VCC = 6.0 V 74HCT193 VCC VI VO Tamb t/V supply voltage input voltage output voltage ambient temperature input transition rise and fall rate VCC = 4.5 V 4.5 0 0 40 5.0 +25 1.67 5.5 VCC VCC 139 V V V ns/V 2.0 0 0 40 5.0 +25 1.67 6.0 VCC VCC 625 139 83 V V V ns/V ns/V ns/V Recommended operating conditions Conditions Min Typ Max Unit Symbol Parameter

+125 C

+125 C

74HC_HCT193

All information provided in this document is subject to legal disclaimers.

NXP B.V. 2013. All rights reserved.

Product data sheet

Rev. 4 24 June 2013

8 of 30

You might also like