Features: Ltc6905 17Mhz To 170Mhz Resistor Set Sot-23 Oscillator
Features: Ltc6905 17Mhz To 170Mhz Resistor Set Sot-23 Oscillator
1
6905f
, LTC and LT are registered trademarks of Linear Technology Corporation.
+
+
1
3
GAIN = 1
V
+
V
BIAS
I
RES
I
RES
R
SET
SET
GND
MASTER OSCILLATOR
PROGRAMMABLE
DIVIDER
(1, 2 OR 4)
V
RES
= 1V 5%
(V
+
V
SET
)
THREE-STATE
INPUT DETECT
GND
V
+
15A
6905 BD
15A
OUT
DIVIDER
SELECT
5
DIV
4
2
f
OSC
=
f
MO
N
THEORY OF OPERATIO
U
As shown in the Block Diagram, the LTC6905s master
oscillator is controlled by the ratio of the voltage between
the V
+
and SET pins and the current entering the SET pin
(I
RES
). The voltage on the SET pin is forced to approxi-
mately 1V below V
+
by the PMOS transistor and its gate
bias voltage.
A resistor R
SET
, connected between the V
+
and SET pins,
locks together the voltage (V
+
V
SET
) and current, I
RES
,
variation. This provides the LTC6905s high precision. The
master oscillation frequency reduces to:
f
MHz k
R
MHz
MO
SET
=
!
+
168 5 10
1 5
.
.
To extend the output frequency range, the master oscilla-
tor signal is divided by 1, 2 or 4 before driving OUT (Pin
5). The LTC6905 is optimized for use with resistors
between 10k and 25k, corresponding to oscillator fre-
quencies between 17.225MHz and 170MHz. The divide-
by value is determined by the state of the DIV input
(Pin 4). Tie DIV to V
+
or drive it to within 0.4V of V
+
to
select 1. This is the highest frequency range, with the Figure 1. R
SET
vs Output Frequency
master output frequency passed directly to OUT. The DIV
pin may be floated or driven to midsupply to select 2, the
intermediate frequency range. The lowest frequency range,
4, is selected by tying DIV to GND or driving it below
0.5V. Figure 1 shows the relationship between R
SET
,
divider setting and output frequency, including the over-
lapping frequencies.
OUTPUT FREQUENCY (MHz)
10
R
S
E
T
(
!
)
15
20
4 2 1
6905 F01
10
5
60 110 160
30
25
LTC6905
6
6905f
APPLICATIO S I FOR ATIO
W UU U
SELECTING THE DIVIDER SETTING AND RESISTOR
The LTC6905s master oscillator has a frequency range
spanning 68.9MHz to 170MHz. A programmable divider
extends the frequency range from 17.225MHz to 170MHz.
Table 1 describes the recommended frequencies for each
divider setting. Note that the ranges overlap; at some
frequencies there are two divider/resistor combinations
that result in the same frequency. Choosing a higher
divider setting will result in less jitter at the expense of
slightly higher supply current.
Table 1. Frequency Range vs Divider Setting
DIVIDER SETTING FREQUENCY RANGE
1 1 DIV (Pin 4) = V
+
68.9MHz to 170MHz
2 1 DIV (Pin 4) = Floating 34.45MHz to 85MHz
4 1 DIV (Pin 4) = GND 17.225MHz to 43MHz
After choosing the proper divider setting, determine the
correct frequency-setting resistor. Because of the linear
correspondence between oscillation period and resis-
tance, a simple equation relates resistance with frequency.
R
k
N
MHz
f MHz
SET
OSC
=
#
$
%
&
'
(
)
*
+
,
+
10 168 5
1 5
1
2
4
.
.
, N =
(R
SETMIN
= 10k, R
SETMAX
= 25k)
Any resistor, R
SET
, tolerance adds to the inaccuracy of the
oscillator, f
OSC
.
START-UP TIME
The start-up time and settling time to within 1% of the final
frequency is typically 100s.
MAXIMUM OUTPUT LOAD
The LTC6905 output (Pin 5) can drive a capacitive load
(C
LOAD
) of 5pF or more. Driving a C
LOAD
greater than 5pF
depends on the oscillators frequency (f
OSC
) and output
resistance (R
OUT
). The output rise time or fall time due to
R
OUT
and C
LOAD
is equal to 2.2
R
OUT
C
LOAD
(from 10%
to 90% of the rise or fall transition). If the total output rise
time plus fall time is arbitrarily specified to be equal to or
less than 20% of the oscillators period (1/f
OSC
), then the
maximum output C
LOAD
in
picofarads (pF)
should be equal
to or less than [45454/(R
OUT
f
OSC
)] (R
OUT
in ohms and
f
OSC
in MHz).
Example: An LTC6905 is operating with a 3V power supply
and is set for a f
OSC
= 50MHz.
R
OUT
with V
+
= 3V is 27! (using the R
OUT
vs V
+
graph in
the Typical Performance Characteristics).
The maximum output C
LOAD
should be
equal to or less
than [45454/(27 50)] = 33.6pF
The lowest resistive load Pin 5 can drive can be calculated
using the minimum high level output voltage in the Elec-
trical Characteristics. With a V
+
equal to 5.5V and 4mA
output current, the minimum high level output voltage is
5V and the lowest resistive load Pin 5 can drive is 1.25k
(5V/4mA). With a V
+
equal to 2.7V and 4mA output
current, the minimum high level output voltage is 1.9V and
the lowest resistive load Pin 5 can drive is 475! (1.9V/4mA).
FREQUENCY ACCURACY AND POWER SUPPLY NOISE
The frequency accuracy of the LTC6905 may be affected
when its power supply generates noise with frequency
contents equal to f
MO
/64 or its multiples (f
MO
is the internal
LTC6905
master oscillator frequency before the divider
and f
MO
/64 is the master oscillator control loop fre-
quency). If for example, the master oscillator frequency is
set equal to 80MHz and the LTC6905 is powered by a
switching regulator, then the oscillator frequency may
show an additional error if the switching frequency is
1.4MHz (80MHz/64).
JITTER AND POWER SUPPLY NOISE
If the LTC6905 is powered by a supply that has frequency
contents equal to the output frequency then the oscillators
jitter may increase. In addition, power supply ripple in
excess of 20mV at any frequency may increase jitter.
JITTER AND STRAY CAPACITANCE ON THE SET PIN
(PIN 3)
The stray capacitance on the SET pin (Pin 3) should be
limited to 10pF or less to avoid increased jitter or unstable
oscillation.
LTC6905
7
6905f
APPLICATIO S I FOR ATIO
W UU U
LTC6905 SUGGESTED CRITICAL COMPONENT
LAYOUT
In order to provide the specified performance, it is re-
quired that the frequency setting resistor R
SET
and the
supply bypass capacitor be placed as close as possible to
the LTC6905. The following additional rules should be
followed for best performance:
1) The bypass capacitor must be placed as close as
possible to the LTC6905, and no vias should be placed
between the capacitor and the LTC6905. The bypass
capacitor must be on the same side of the circuit board
as the LTC6905.
2) The resistor R
SET
should be placed as close as possible
to the LTC6905, and the connection of R
SET
to V
CC
should be closely shared with the bypass capacitor. The
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen-
tation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
resistor R
SET
may be placed on the opposite side of the
board from the LTC6905, directly underneath the by-
pass capacitor.
3) If a ground plane is used, the connection of the LTC6905
to the ground plane should be as close as possible to the
LTC6905 GND pin and should be composed of multiple,
high current capacity vias.
PACKAGE DESCRIPTIO
U
S5 Package
5-Lead Plastic TSOT-23
(Reference LTC DWG # 05-08-1635)
1.50 1.75
(NOTE 4)
2.80 BSC
0.30 0.45 TYP
5 PLCS (NOTE 3)
DATUM A
0.09 0.20
(NOTE 3) S5 TSOT-23 0302
PIN ONE
2.90 BSC
(NOTE 4)
0.95 BSC
1.90 BSC
0.80 0.90
1.00 MAX
0.01 0.10
0.20 BSC
0.30 0.50 REF
NOTE:
1. DIMENSIONS ARE IN MILLIMETERS
2. DRAWING NOT TO SCALE
3. DIMENSIONS ARE INCLUSIVE OF PLATING
4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
5. MOLD FLASH SHALL NOT EXCEED 0.254mm
6. JEDEC PACKAGE REFERENCE IS MO-193
3.85 MAX
0.62
MAX
0.95
REF
RECOMMENDED SOLDER PAD LAYOUT
PER IPC CALCULATOR
1.4 MIN 2.62 REF
1.22 REF
Figure 2. LTC6905 Suggested Critical Component Layout
LTC6905
6905 F02
C R
LTC6905
8
6905f
Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900
.
I
CNTRL
Frequency " 100kHz
Example (Figure 3): V
SET
= (V
+
1V), R
SET
= 10k, N = 1
f MHz k I MHz
OSC CNTRL
= ! ( ) +
[ ]
168 5 1 10 1 5 . .
f
N
MHz k
V V
R
V V
R
V V
MHz
OSC
SET
SET
SET CNTRL
CNTRL
SET
=
!
2
3
4
5
6
7
+
2
3
4
4
4
4
4
5
6
7
7
7
7
7
+
+
1
168 5 10
1 5
.
.
V
CNTRL
Frequency " 100kHz
Example (Figure 4): V
SET
= (V
+
1V), R
SET
= 10k, R
CNTRL
= 33.2k,
N = 1, V
+
= 3V
f MHz k
k
V V
k
MHz
OSC
CNTRL
= !
! !
2
3
4
5
6
7
+
2
3
4
5
6
7
168 5 10
1
10
2
33 2
1 5 .
.
.
ALTERNATIVE METHODS OF SETTING THE OUTPUT
FREQUENCY OF THE LTC6905
The LTC6905 may be programmed by any method that
sources a current into the SET pin (Pin 3). The accuracy of
the programming is best with a simple resistor because
the LTC6905 takes into account both the voltage at the SET
pin and the current into the SET pin when generating the
output frequency. Since the voltage at the SET pin can vary
by as much as 5%, setting the frequency using a current
rather than a resistor will result in as much as 5% addi-
tional inaccuracy in the output frequency.
Figure 3 shows a method to control the frequency of the
LTC6905 using a current source. R
SET
, in this case, sets a
maximum frequency according to the regular expression
for f
OSC
. The current source will subtract current from the
SET pin to lower the frequency.
Figure 4 shows a method for controlling the frequency of
the LTC6905 using a voltage source. In this case, R
SET
sets
a constant current into the SET pin, and R
CNTRL
will sub-
tract from this current in order to change the frequency.
Increasing V
CNTRL
will increase the output frequency.
V
+
1
2
3
5
f
OSC
69.8MHz TO 170MHz
V
+
0.1F
I
CNTRL
0A TO 60A
R
SET
10k
6905 F03
4
GND
V
+
N = 1
LTC6905
SET
OUT
DIV
V
+
1
2
3
5
V
+
= 3V
0.1F
R
SET
10k
V
CNTRL
0V TO 2V
6905 F04
4
GND
V
+
N = 1
LTC6905
SET
OUT
DIV
+
R
CNTRL
33.2k
f
OSC
69.8MHz TO 170MHz