Computing Digital Signal Processing Accumulator: What Is MAC in Digital Signal Processors ? Briefly Explain?
MAC in digital signal processors stands for multiply-accumulate. It is a common operation that computes the product of two numbers and adds that product to an accumulator. The hardware unit that performs this operation is called a multiplier-accumulator or MAC unit. Modern computers contain dedicated MAC units consisting of a combinational logic multiplier followed by an adder and accumulator register. Digital signal processors were the first processors equipped with MAC units to improve performance of common digital signal processing tasks.
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0 ratings0% found this document useful (0 votes)
148 views2 pages
Computing Digital Signal Processing Accumulator: What Is MAC in Digital Signal Processors ? Briefly Explain?
MAC in digital signal processors stands for multiply-accumulate. It is a common operation that computes the product of two numbers and adds that product to an accumulator. The hardware unit that performs this operation is called a multiplier-accumulator or MAC unit. Modern computers contain dedicated MAC units consisting of a combinational logic multiplier followed by an adder and accumulator register. Digital signal processors were the first processors equipped with MAC units to improve performance of common digital signal processing tasks.
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2
What is MAC in digital signal processors ? Briefly Explain?
In computing, especially digital signal processing, the multiply
accumulate operation is a common step that computes the product of two numbers and adds that product to an accumulator. The hardware unit that performs the operation is known as a multiplieraccumulator (MAC, or MAC unit); the operation itself is also often called a MAC or a MAC operation.
When done with floating point numbers, it might be performed with
two roundings (typical in many DSPs), or with a single rounding. When performed with a single rounding, it is called a fused multiplyadd (FMA) or fused multiplyaccumulate (FMAC).
Modern computers may contain a dedicated MAC, consisting of a
multiplier implemented in combinational logic followed by an adder and an accumulator register that stores the result. The output of the register is fed back to one input of the adder, so that on each clock cycle, the output of the multiplier is added to the register. Combinational multipliers require a large amount of logic, but can compute a product much more quickly than the method of shifting and adding typical of earlier computers. The first processors to be equipped with MAC units were digital signal processors, but the technique is now also common in general-purpose processors. A typical fixed point MAC include 1. 16x16 bit 2s complement inputs 2. 2. 16x16 bt multiplier with 32 bit product in 25ns 3. 3.32/40 bit accumulator
It uses instruction like RPT and MACD
Q3. Explain pipelining in connection with digital signal processors. Most of the early microprocessors execute instructions entirely sequentially . after the execution of first instruction the next one starts . the problem with that is the second instruction has to wait until all the steps of the instruction are completed . to improve the efficiency advanced microprocessors and digital signal processors use an approach called pipelining in which different phases of operation and execution of instructions are carried out in parallel . That is in modern processors the first step of execution is performed on the first instruction and when the instruction passes to the next step , a new instruction is started. The steps in pipelining are called stages. The basic operation of any microprocessor can be broken down into a series of four simple steps . They are 1. The Fetch phase (F) in which the next instruction is fetched from the address stored in the program counter 2. The Decode phase (D) in which the instruction in the instruction register is decoded and the address in the program counter is incremented 3. Memory read (R) phase reads the data from the data buses and also writes data to the data buses . 4. The Execute phase (X) executes the instruction currently in the instruction register and also completes the write process.
College of Engineering, Kallooppara Second Series Examination, March 2017 Ee 1603 Modern Digital Signal Processing Time: 2Hrs Max Marks: 50 (Answer All Questions)