Memory Devices

Read Only Memory (ROM)

Structure of diode ROM
Types of ROMs.
ROM with 2-Dimensional Decoding.
Using ROMs for Combinational Logic

Read/Write Memory
(Random Access Memory, RAM):
Types of RAM:
Static RAM (SRAM)
Dynamic RAM (DRAM)
SRAM Timing
DRAM Timing
EECC341 - Shaaban
#1 Lec # 19 Winter 2001 2-14-2002
 Read-Only Memory (ROM)
A combinational circuit with n inputs and b outputs:

Address n 2n x b b Data
inputs ROM outputs
A(n-1, ... , 0) D(b-1, ... , 0)

Programmable values determined by user

Nonvolatile contents retained without power
Uniform (Random) Access delay is uniform for all addresses

EECC341 - Shaaban
#2 Lec # 19 Winter 2001 2-14-2002
 Read-Only Memory (ROM)

Two views of ROM:

ROM stores 2n words of b bits each, or
ROM stores an n-input, b-output truth table
n=2 b=4
Example: A1 A0 D3 D2 D1 D0
0 0 0 1 0 1 Stores 4 4-bit words, or
0 1 1 1 1 1 stores 4 functions of 2
1 0 0 0 0 1 input variables
1 1 1 0 0 0

EECC341 - Shaaban
#3 Lec # 19 Winter 2001 2-14-2002
 Internal Structure of 44 Diode ROM
+5 V

R3 R2 R1 R0

/w0 0101 1 of n Word Lines

A1
/w1 1111
2 to 4
A0
Decoder /w2
0001
/w3 1000
Bit Lines
D0
Diode 1 D1
D2
No Diode 0
D3

EECC341 - Shaaban
#4 Lec # 19 Winter 2001 2-14-2002
 Mask ROM
Types Of ROMs
Connections made by the semiconductor vendor
Expensive setup cost, Several weeks for delivery. High volume only
Bipolar or MOS technology
PROM
Programmable ROM
Vaporize (blow) fusible links with PROM programmer using high voltage/current pulses
Bipolar technology
One-time programmable
EPROM
Erasable Programmable ROM
Charge trapped on extra floating gate of MOS transistors
Exposure to UV light removes charge. Limited number of erasures (10-100)

EEPROM (E2ROM)
Electrically Erasable ROM
Not RAM (relatively slow charge/discharge)
limited number of charge/discharge cycles (10,000)
Flash Memory
Electronically erasable in blocks
100,000 erase cycles
Simpler and denser than EEPROM
EECC341 - Shaaban
#5 Lec # 19 Winter 2001 2-14-2002
 ROM Type Summary

Type Technology Read Cycle Write Cycle Comments

Mask ROM NMOS,CMOS 20-200 ns 4 weeks Write once; low power
Mask ROM Bipolar <100 ns 4 weeks Write once; high power; low density

PROM Bipolar <100 ns 5 minutes Write once; high power; no mask

charge
EPROM NMOS, CMOS 25-200 ns 5 minutes
Reusable; low power; no mask charge
EEPROM NMOS 50-200 ns 10 s/byte 10,000 writes/location limit
FLASH CMOS 25-200 ns 10 s/block 100,000 erase cycles

EECC341 - Shaaban
#6 Lec # 19 Winter 2001 2-14-2002
 Internal Structure of Transistor ROM
Replace diodes with MOS transistors
Change decoder to active-high outputs
+5 V

R3 R2 R1 R0
w3
1000
Transistor 1

No transistor 0
/D3 /D2 /D1 /D0

EECC341 - Shaaban
#7 Lec # 19 Winter 2001 2-14-2002
 EPROM and EEPROM Structure
VDD

Floating gate

Active-high
word lines

Active-low
bit lines

EECC341 - Shaaban
#8 Lec # 19 Winter 2001 2-14-2002
 64 x 1 ROM with 2-Dimensional Decoding
+5 V

/w0
A5 /w1
3 to 8 8x8

A3 Decoder Diode Array
/w7

A2
0 7
A0 8 to 1 mux
D0

Almost square chip

EECC341 - Shaaban
#9 Lec # 19 Winter 2001 2-14-2002
 A0
A1
Row Storage
decoder array
Power Power
Am-1 on on

Am Power
Am+1 on
Column
multiplexer
An-1

/CS
/OE

Internal 2n x b ROM Structure

Db-1 Db-2 D0

EECC341 - Shaaban
#10 Lec # 19 Winter 2001 2-14-2002
 Using ROMs for Combinational Logic
Example A 3-input, 4-output combinational logic function:

Inputs Outputs
A2 A1 A0 D3 D2 D1 D0
8 4 ROM
0 0 0 1 1 1 0
0 0 1 1 1 0 1
0 1 0 1 0 1 1 I0 A0 D0 Y0
0 1 1 0 1 1 1 I1 A1 D1 Y1
1 0 0 0 0 0 1 A2 D2
POL Y2
1 0 1 0 0 1 0 D3 Y3
1 1 0 0 1 0 0
1 1 1 1 0 0 0

Function: 2-to-4 Decoder with Polarity Control

A2 = Polarity (0 = active Low, 1= active High)
A1, A0 = I1, I0 (2-bit input )
D3...D0 = Y3...Y0 (4-bit decoded output)

EECC341 - Shaaban
#11 Lec # 19 Winter 2001 2-14-2002
 Read/Write Memory (RWM / RAM)
RWM = RAM (Random Access Memory)
Highly structured like ROMs
Can store and retrieve data at (relatively) the same speed

Static RAM (SRAM) retains data in latches (while powered)

Dynamic RAM (DRAM) stores data as capacitor charge; all
capacitors must be recharged periodically (refresh).

Volatile Memory: Both Static and Dynamic RAM

Nonvolatile Memory: Data retained when power lost
= ROMs, NVRAM (w/battery), Flash Memory

EECC341 - Shaaban
#12 Lec # 19 Winter 2001 2-14-2002
 Basic Structure of SRAM
2n x b RAM
A0
A1

An-1

DIN 0 DOUT0
DIN 1 DOUT1
DIN b-1 DOUTb-1

CS
OE
WE

Address/Control/Data Out lines like a ROM (Reading)

+ Write Enable (WE) and Data In (DIN)
(Writing)
EECC341 - Shaaban
#13 Lec # 19 Winter 2001 2-14-2002
 One Bit of SRAM

IN D Q OUT IN OUT
SEL
/SEL WR
/WR C

SEL and WR asserted IN data stored in D-latch (Write)

SEL only asserted D-latch output enabled (Read)
SEL not asserted No operation

EECC341 - Shaaban
#14 Lec # 19 Winter 2001 2-14-2002
 DIN3 DIN2 DIN1 DIN0
0
IN OUT IN OUT IN OUT IN OUT
SEL SEL SEL SEL
WR WR WR WR
1

8x4 IN
SEL
OUT IN
SEL
OUT IN
SEL
OUT IN
SEL
OUT

WR WR WR WR
SRAM 2
IN OUT IN OUT IN OUT IN OUT
SEL SEL SEL SEL
WR WR WR WR
3
3-to-8 IN OUT IN OUT IN OUT IN OUT
Decoder SEL SEL SEL SEL
WR WR WR WR
4
A2 2 IN OUT IN OUT IN OUT IN OUT
A1 1 SEL SEL SEL SEL
A0 0 WR WR WR WR
5
IN OUT IN OUT IN OUT IN OUT
SEL SEL SEL SEL
WR WR WR WR
6
IN OUT IN OUT IN OUT IN OUT
SEL SEL SEL SEL
WR WR WR WR
7
IN OUT IN OUT IN OUT IN OUT
SEL SEL SEL SEL
WR WR WR WR

/WE
/CS

/OE DOUT3 DOUT2 EECC341

DOUT1 - Shaaban
DOUT1
#15 Lec # 19 Winter 2001 2-14-2002
 SRAM Timing
During READ, outputs are combinational functions of ADDR,
CS, OE (like ROM)
Inputs can freely change without problems (except for
propagation delay from last input change to output)
During WRITE, data stored in latches, NOT FFs.
Thus, Setup & Hold on Data IN relative to trailing edge of
/WR
Address must be stable
for setup time before /WR asserted, and
for hold time after /WR deasserted
to prevent spraying data to multiple rows

/WR asserted when BOTH /CS and /WE asserted

/WR deasserted when EITHER /CS or /WE deasserted
EECC341 - Shaaban
#16 Lec # 19 Winter 2001 2-14-2002
 READ Timing (SRAM)
max(tAA, tACS)

ADDR stable stable stable

tAA
/CS
t OH
tACS

/OE

tOZ tOE
tAA t OZ t OE

DOUT valid valid valid

Primary Spec
for SRAMs
EECC341 - Shaaban
#17 Lec # 19 Winter 2001 2-14-2002
 WRITE Timing (SRAM)
(WE-controlled write) (CS-controlled write)
ADDR stable stable

tCSW tAS tCSW

/CS

tAS tWP tWP tAH

tAH
/WE
tDS tDH tDS tDH

DIN valid valid

EECC341 - Shaaban
#18 Lec # 19 Winter 2001 2-14-2002
Example: 16 x 1 SRAM 4 x 4 Array
D1

0
2-to-4 IN OUT IN OUT IN OUT IN OUT
SEL SEL SEL SEL
Decoder
WR WR WR WR
1
IN OUT IN OUT IN OUT IN OUT
A1 1
SEL SEL SEL SEL
A0 0
WR WR WR WR
2
IN OUT IN OUT IN OUT IN OUT
SEL SEL SEL SEL
WR WR WR WR
3
IN OUT IN OUT IN OUT IN OUT
SEL SEL SEL SEL
WR WR WR WR
A3-A2
/WE
/CS
2-to-4
Decode
/OE r
S
4-to-1 Mux
E

DO
EECC341 - Shaaban
#19 Lec # 19 Winter 2001 2-14-2002
 64K x 8 RAM with 2-D Decoding

9 512 512 512 512 512

9 to 512
A
Decoder 1024
128 128 128
Array
128 128 128

7 128 128 128

A to 1 to 1 to 1
Mux Mux Mux

D0 D1 D7

EECC341 - Shaaban
#20 Lec # 19 Winter 2001 2-14-2002
Classic DRAM Organization

EECC341 - Shaaban
#21 Lec # 19 Winter 2001 2-14-2002
Logical Diagram of A Typical DRAM

EECC341 - Shaaban
#22 Lec # 19 Winter 2001 2-14-2002
 64K x 1 DRAM bit line
word line
256 x 256
Row
array
decoder

1-bit DRAM cell

Row ADDR

8 Control Col ADDR

ADDR / Row register,
/RAS Control Data mux/demux 64K x 1 DRAM
/CAS
8
/WE / ADDR
Din

RAS
CAS Dout
WE

EECC341 - Shaaban
#23 Lec # 19 Winter 2001 2-14-2002
 Standard Asynchronous DRAM Read Timing

Valid Data

tRAC: Minimum time from RAS (Row Access Strobe) line falling to the valid data output.
Usually quoted as the nominal speed of a DRAM chip. For a typical 4Mb DRAM tRAC = 60 ns

tRC: Minimum time from the start of one row access to the start of the next.
tRC = 110 ns for a 4Mbit DRAM with a tRAC of 60 ns

EECC341 - Shaaban
#24 Lec # 19 Winter 2001 2-14-2002
 Four Key DRAM Timing Parameters
tRAC: Minimum time from RAS (Row Access Strobe) line
falling to the valid data output.
Usually quoted as the nominal speed of a DRAM chip
For a typical 4Mb DRAM t RAC = 60 ns
tRC: Minimum time from the start of one row access to the
start of the next.
tRC = 110 ns for a 4Mbit DRAM with a t RAC of 60 ns
tCAC: minimum time from CAS (Column Access Strobe) line
falling to valid data output.
15 ns for a 4Mbit DRAM with a tRAC of 60 ns
tPC: minimum time from the start of one column access to
the start of the next.
About 35 ns for a 4Mbit DRAM with a tRAC of 60 ns

EECC341 - Shaaban
#25 Lec # 19 Winter 2001 2-14-2002
 Simplified Asynchronous DRAM Read Timing

EECC341 - Shaaban
Source: http://arstechnica.com/paedia/r/ram_guide/ram_guide.part2-1.html
#26 Lec # 19 Winter 2001 2-14-2002
 Modern DRAM Timing

Fast-Page Mode, FPM DRAM (One RAS, multiple CAS)

Multiple bits of a row can be written before rewrite
Complex control, but much faster
Extended Data Out, EDO DRAM (One RAS, multiple CAS)
Latches the column address so that the next address can be prepared
while the output is read
Saves ~10ns/read, and increase of 10-15%
Even more complex control.
SDRAM - Synchronous DRAM
Unlike normal DRAM, SDRAM is clocked.
Multiple signals and banks (row-address registers) allow pipelined
operation

EECC341 - Shaaban
#27 Lec # 19 Winter 2001 2-14-2002
Page Mode DRAM: Motivation

EECC341 - Shaaban
#28 Lec # 19 Winter 2001 2-14-2002
Fast Page Mode DRAM: Operation

EECC341 - Shaaban
#29 Lec # 19 Winter 2001 2-14-2002
 Simplified Asynchronous Fast Page Mode
(FPM) DRAM Read Timing
FPM DRAM speed rated using tRAC ~ 50-70ns

Typical timing at 66 MHZ : 5-3-3-3

For bus width = 64 bits = 8 bytes Max. Bandwidth = 8 x 66 / 3 = 176 Mbytes/sec

EECC341 - Shaaban
Source: http://arstechnica.com/paedia/r/ram_guide/ram_guide.part2-1.html
#30 Lec # 19 Winter 2001 2-14-2002
 Simplified Asynchronous Extended Data Out (EDO)
DRAM Read Timing
Extended Data Out DRAM operates in a similar fashion to Fast Page Mode
DRAM except the data from one read is on the output pins at the same time
the column address for the next read is being latched in.
EDO DRAM speed rated using tRAC ~ 40-60ns

Typical timing at 66 MHZ : 5-2-2-2

For bus width = 64 bits = 8 bytes Max. Bandwidth = 8 x 66 / 2 = 264 Mbytes/sec

EECC341 - Shaaban
Source: http://arstechnica.com/paedia/r/ram_guide/ram_guide.part2-1.html #31 Lec # 19 Winter 2001 2-14-2002
Synchronous
Dynamic RAM
(SDRAM)
Organization

SDRAM speed is rated at max.

clock speed supported:
66MHZ = PC66
100MHZ = PC100
133MHZ = PC133
150MHZ = PC150

EECC341 - Shaaban
#32 Lec # 19 Winter 2001 2-14-2002
 Simplified SDRAM Read Timing

Typical timing at 133 MHZ (PC133 SDRAM) : 4-1-1-1

For bus width = 64 bits = 8 bytes Max. Bandwidth = 133 x 8 = 1064 Mbytes/sec

EECC341 - Shaaban
Source: http://arstechnica.com/paedia/r/ram_guide/ram_guide.part2-6.html #33 Lec # 19 Winter 2001 2-14-2002
 RAM Summary
SRAM:
Fast
Simple Interface Small systems
or
Moderate bit density (4 gates 4 to 6
very fast
transistors) applications
Moderate cost/bit (cache memory)

DRAM (Dynamic RAM):

moderate speed Large Memories:
PCs
complex interface Mainframes
High bit density (1 transistor cell)
Low cost/bit
EECC341 - Shaaban
#34 Lec # 19 Winter 2001 2-14-2002