A Qualitative Approach on FinFET Devices

Characteristics
[Link] hossain,student of Dhaka University of Engineering & Technology

Abstract—FinFET devices are comprehensively to discuss the qualitative feature of FinFET

investigated owing to the projection for application in the characteristics.
CMOS integrated circuits fabrication. Deducing MOSFET
size have great influence on electrostatic [Link] THEORY: All the MOSFET characteristics are
indiscriminate variations of the characteristics lead to a expressed as functions of the values of the surface
divergence effect which is imperative from the point of view potential at the source and drain ends. In the threshold
of design and manufacture. In this paper different types of voltage approach separate solutions are available for
the possible variations of FinFET characteristics are different regions of MOSFET operation (Fig. 1). For
discussed. We have considered only n-channel devices. The FinFET
behaviour of hole mobility in multigate devices is of course
of great importance.[1-2].We discusse simulation study on
electronmobility in FINFET with electric field
[Link] enhancement is observed in devices with
thinner silicon film, when higher field is applied, which can
be attributed to "volume inversion" in FINFET.

Index-Terms—FinFET, mobility, electrical

characteristics.

INTRODUCTION: The continuing scaling of CMOS  

(Complementary Metal-Oxide-Semiconductor)
technology requires noteworthy innovations in
different fields, from short channel effect restraint to
carrier transport improvement [3-7].As devices get
smaller further and further,the problem with
conventional MOSFETs are increasing. We are facing
severel problem such as VT rolloff ,drain induced
barrier lowering (DIBL), increasing leakage current
and so on . Solving one problem leads to another. To
solved the problem several MOSFET has been
introduced such as double
gate,FinFET,Trigate,Foregate,All around gate and so Fig. Device structure used in this study  .(FinFET
[Link] will discuss here the eletrostatic characteristic consists of a vertical Si fin controlled by self_aligned
of FinFET such as current – voltage curves, mobility double gate)
variation with electric field on MOSFET. The
distinguishing characteristic of the FinFET is that the Linear Region. It is the region in which I ds , increases
conducting channel is wrapped by a thin silicon "fin", linearly with vds , for a given v g ( > vt ). To a first
which forms the gate of the device. The thickness of
the fin (measured in the direction from source to drain) approximation, I ds , in the linear region is given by
determines the effective channel length of the device. It W ⎛ v ⎞
is very important to know the characteristics of I ds = 2 µ C ox ⎜ v g − v t − ds ⎟ v ds
L ⎝ 2 ⎠
MOSFET to work properly from this aspect we tried
where µ is mobility of the carriers (electrons for
nMOST) in the channel (inversion) region, Cox is the
gate oxide capacitance per unit area, W/L is device width ionized impurity atoms, and interface related
to length ratio and vt is threshold voltage. imperfections, such as surface roughness and interface
trapped [Link] mobility in the inversion channel
Saturation Region. In this region I ds no longer increases has long been a subject of powerful examination [8]. In
as vds increases. Once more to a first rough calculation, the scrupulous case of the MOSFET, three
mechanisms combine to determine the overall
I ds in the saturation region is given by
mobility, namely

W vg Coulomb scattering, 1
I ds = µCox  
L

Where, m=1+   phonon scattering,     

   is  the  depletion  layer  thickness  and   is  the 

oxide thickness .  and surface roughness scattering,
showing that I ds , does not depend on vds This is evident
from Figure 3.4  [9], [10], [11], [12]. These three factors that contribute
to the total mobility can be combined using
Cut-Off Region. This is the region where v g < vt . so that Matthiesen’s rule [11], which states that
no channel subsist between the source and the drain,
…………………………
consequential in I ds =O. In fact for Vg < Vt, drain current
follows an exponential decompose is referred to
subthreshold current. The low electron concentration In equation (A), is the total mobility and the
results in low electric field along the channel and as a factors in the right-hand side of (A) represent the
result the subthreshold current is primarily owing to phenomena contributing to mobility. Figure 4. shows
difusion of carriers. The current in subthreshold region is the dependence of the inversion layer mobility on the
approximated as average electric field .
(
q v g − ∆φ )⎛ ⎞
W ⎜ qv
− ds ⎟ RESULTS: Most important Features of FinFET are:
I ds =µ k T ni t si e kT
⎜1 − e
kT
⎟
L ⎜ ⎟ (1). Ultra thin Si fin for suppression of short channel
⎝ ⎠  
effects. (2) Raised source/drain to reduce parasitic
Δφ  is  the  work  function  difference  between  the  gate 
electrode and the almost intrinsic silicon body  resistance and improve currrent drive. (4) Symmetric
The MOSFET characteristics shown in Figures 1 is often gates yield great performance, but can built
called output characteristics while those shown in Figure asymmetric gates that target VT. (5) FinFETs are
2 and 3 are called transfer [Link]  threshold 
Voltage, Vt for FinFET is: designed to use multiple fins to achieve larger channel
kT ⎛ 2 C ox kT ⎞ h 2π 2 [Link]/Drain pads connect the fins in parallel.
V th = φ + n ln ⎜⎜ 2
⎟⎟ + 2
q ⎝ q n i t si ⎠ 2 m ds W si   As the number of fins is increased ,the current through

The applied Effective electric field, Eeff is defined as   the device [Link] eg: A 5 fin device 5 times

more current than single fin device. (6) The main
1 q ⎛ N inv ⎞
E eff = ⎜ + N sub × t si ⎟
2 ε ⎝ 2 ⎠
advantage of the FinFET is the ability to drastically
reduce the short channel effect. In spite of his double-
The mobility is resolute by numerous scattering
mechanisms through which the carriers exchange gate structure, the FinFET is closed to its root, the
momentum with the semiconductor. the scattering conventional MOSFET in layout and fabrication
mechanisms are owed to the imperfections of the
semiconductor crystal, namely lattice vibrations,
  

.                                                (b) 
  Fig.2. Transfer characteristics of FinFET of  
Fig.  1.  show  the  output  characteristics  of  FinFET  of 
Lch=10µm,  Wfin=150nm,  tsi=  30nm    for  various  gate  (a) Lch=10µm, Wfin=150nm, tsi= 30nm  
voltage.  (b)Lch=100.2nm, Wfin=60nm, tsi= 20nm 

Fig.1. Indicate increasing drain current with increasing  Fig.2 Tell us there is no current  flowing upto threshold 
drain  voltage  this  condition  is  true  upto  pinch  off  volteage  but  after  this  voltage  current  start 
voltage  then  there  is  no  effect  of  drain  voltage  over  [Link]  is  ideal  condition.  In  pratical  situation 
drain current.  current flow before threshold volteage reaching. 

Fig.3.  Subthreshold  current  of  n‐Channel  FinFET  of 

Lch=10µm Wfin=150nm, tsi= 30nm. 
 
This  figure  indicate  the  Subthreshold  current  of  n‐
                                            (a)   Channel  FinFET  where  current  flowing  though 
  threshold volteage did not cross. 
 2. Much  Lower  off‐state  current  compared  to 
bulk counterpart. 

Promising matching behavior 

CONCLUSION: Trigate FinFET has been projected

as a gifted alternative for bulk CMOS technology to
continue the technology scaling. This paper studies the
charecteristics of trigate FinFET from various aspect.
FinFET circuits can achieve lower functional voltage
supply and lower optimal energy consumption
compared to CMOS circuits. In addition, FinFET has
better immunity to soft error in sub-threshold region.
Actually FinFET is more suitable and reliable for
  circuit design.
Fig.6. Illustration of the dependence of the mobility in the REFERENCES :
inversion layer on three dominant scattering mechanisms.
(After [9].)
[1] Z. Ren, S. Hegde, B. Doris, P. Oldiges, T.
Kanarsky, O. Dokumaci, R. Roy, M. Leong, E. C.
Coulomb scattering from ionized impurities as well as 
Jones, and H. P. Wong: An experimental study on
charged  defects  near  and  at  the  interface. Coulomb transport issues and electrostatics of ultrathin body SOI
scattering is  more important for low electric fields, pMOSFETs, IEEE Electron Device Lett. 23, 609
becoming less effective for higher  fields due to carrier (2002).
screening.   [2] X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, L.
Phonon scattering is caused by the  interaction of Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.-K.
Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor,
carriers with lattice vibrations. Increasing temperatures 
and C. Hu: Sub 50-nm FinFET: PMOS. IEDM Tech.
make the carrier-phonon interaction more intense, thus Digest, 67 (1999)
decreasing the mobility component due to phonon
scattering. [3] International Technology Roadmap for
Surface roughness scattering from deviations of the Si‐ Semiconductors. 2006 Edition
SiO2  interface  from  an  ideal  flat  plane which displays
a strong dependence on the effective field. Strong [4] [Link] and [Link]: Electrical
fields pull carriers toward the surface, making surface Characterization of Silicon-on- Insulator Materials and
roughness the dominant scattering contributing to Devices (Kluwer, Boston, 1995)
mobility degradation with strong fields. [5] G. C. Celler and S. Cristoloveanu: Frontiers of
At room temperature (300 K): For light inversion, silicon-on-insulator. J. Appl. Phys. 93, 4955 (2003).
Coulomb and phonon scattering dominate. For heavy [6] [Link]: Silicon-On-Insulator Technology:
inversion, surface roughness and phonon scattering Materials to VLSI (Kluwer, Boston, 1991)
dominate. [7] W. Haensch, E. J. Nowak, R. H. Dennard, P. M.
Solomon, A. Bryant, O. H. Dokumaci, A. Kumar, X.
Big compensation of FinFET.  Wang, J. B. Johnson, M. V. Fischetti: Silicon CMOS
devices beyond scaling. IBM J. Res. & Dev. 50, 361
1. Having  excellent  control  of  short  channel  (2006)
effects  in  submicron  regime  and    making 
[8] J. R. Schrieffer, “Effective carrier mobility in
transistors  still  scalable.  Due  to  this  reason,  surface-space charge layers,” Phys. Rev., vol. 97, no. 3,
the  small‐  length  transistor  can  have  a  larger  pp. 641-646, Feb. 1955.
intrinsic  gain  compared  to  the  bulk  [9] Shin-Ichi Takagi, Akira Toriumi, Masao Iwase, and
counterpart.  Hiroyuki Tango, “On the universality of inversion
layer mobility in Si MOSFET’s: Part I - Effects of
substrate impurity concentration,” IEEE Trans.
Electron Devices, vol. 41, no. 12, pp. 2357-2362, Dec.
1994.
[10] Mark Lundstrom, Fundamentals of Carrier
Transport, 2nd ed., Cambridge University Press,
Cambridge, UK, 2000.
[11] Yannis Tsividis, Operation and Modeling of the
MOS Transistor, 2nd ed., McGraw- Hill, Boston, 1999.
[12] Robert F. Pierret, Advanced Semiconductor
Fundamentals – Vol. VI of Modular Series on Solid
State Devices, Addison-Wesley, Reading, Mass., 1987.
. 

[Link] Hossain is receiving the [Link].

Engineering degrees in Electrical and Electronics
 
Department from Dhaka University of Engineering
& Technology in 2011.
  His research interests are solar cell , nanoscale
CMOS device modeling, characterization and
fabrication.