Compliance and Validation of

SuperSpeed USB/PCIe Gen 3

designinsight|seminar
Agenda
• SuperSpeed USB
– Technology Timeline
– Transmitter
– Receiver
– Cable
– Protocol
• PCI Express Electrical Testing
– PCI Express Requirements
– Solutions

2 designinsight|seminar
Why SuperSpeed USB?

• USB 2.0 is adequate for many products…

• Emerging applications will benefit from higher performance.
• Something faster is needed for large digital multi-media files

Source: USB-IF

3 designinsight|seminar
USB 3.0 Technology Timeline & Tektronix Involvement

Today

2008 2009 2010 2111

Test Vendor Compliance Group Participation

April 09
PIL (Peripheral Interop Lab)
0.5 Test Spec Nov 09
0.9 Test Spec
(CWG Kickoff) USB-IF Plugfests

Deployment Phase
Spec
Release
Integration Phase
– Spec Development
Silicon Phase – Product Development
– USB-IF Tool Development

Tektronix Test Solution Updates

– Chapter 5 - Cable
– Chapter 6 - Transmitter, Receiver, Channel
– Chapter 7 - Protocol (Partner Solution)

4 designinsight|seminar
Differences from High-Speed Electricals

• High-Speed • SuperSpeed
– 480MT/s – 5.0GT/s (10X speed increase)
– No-SSC – SSC is required
– 2 wires for signaling – 4 wires for signaling
• Tx and Rx use the same wire • 2 for Tx and 2 for Rx
• 1 bi-directional link • Each Uni-directional
– DC coupled bus – AC Coupled bus
– NRZ encoding – Scrambled 8b/10b

• Backwards Compatibility
USB 3.0 Link
• SuperSpeed incorporates both USB USB 2.0 Link
2.0 and USB 3.0 in the same cable
5 designinsight|seminar
 USB 3.0 Key Considerations

• Receiver testing now required

– Jitter tolerance
– SSC, Asynchronous Ref Clocks
can lead to interoperability issues
• Channel considerations
– Need to consider transmission
line effects
– Software channel emulation for
early designs
• New Challenges
– 12” Long Host Channels
– Closed Eye at Rx
– Equalization
• De-emphasis at Tx
• Continuous Time Linear
Equalizer (CTLE) at Rx
• Test strategy
– Cost-effective tools
– Flexible solutions
Source: USB 3.0 Rev 1.0 Specification

6 designinsight|seminar
 USB Channel Modeling TP1 TP2
Transmit Channel
• Understand transmitter margin given
worst case channels
• Model channel and cable combinations
beyond compliance requirements
• Easily create interconnect models with
SDLA software to analyze channel effects

Cable

Reference Transmit
Test Channel Channel

USB-IF HW Channel Prototypes

7 designinsight|seminar
Custom Equalization Analysis
• Equalizer models
– Pole, Zero, and Frequencies for Continuous Time Linear Equalizer (CTLE)
– Feed-Forward (FFE) and Decision-Feedback (DFE) Equalizers

Far End Eye After CTLE

8 designinsight|seminar
 Transmitter Compliance Testing (Normative Testing)
Channel Embedding

• Measurements at TP1
• HW Channel Probed at TP1
– CTLE applied in SW
• SW Channel Probed at TP2 At Far End of Channel
– CTLE combined with Channel

CTLE Transmit Channel TP2

TP1

9 designinsight|seminar
 Complete USB 3.0 Transmitter Solution
Opt. USB3
DPO/DSA70000B Series Oscilloscopes

• Tektronix Super Speed USB Fixtures

• 12.5 GHz Real-Time Scope
– 5th Harmonic Performance
– 50GS/s Sample Rate
– P7313SMA Differential Probe (Optional)
• Analysis software for validation and
debug
– Serial Data Link Analysis SW (Optional)
– DPOJET with option USB3 Opt. USB-TX

• Automation software for characterization

and compliance
– TekExpress with option USB-TX
TF-USB3-AB-KIT

10 designinsight|seminar
Normative Receiver Tolerance Test
• SSC Clocking is enabled
• BER Test is performed at 10-10
• De-Emphasis Level is set to -3dB
• Voltage Level is set to 0.75V
• Each SJ term in the table below is tested one at a time after the device is in
loopback mode

Frequency SJ RJ

500kHz 400ps 2.42ps

1MHz 200ps 2.42ps

2MHz 100ps 2.42ps

4.9MHz 40ps 2.42ps

50MHz 40ps 2.42ps

11 designinsight|seminar
Normative Receiver Testing
• Receiver processes the BERT Ordered Sets
using ‘built-in BERT’ feature
• Impairment at TP1
• HW Channel Attached at TP1
• SW Channel Attached at TP2

Receive Channel TP2

TP1

Source: USB 3.0 Specification

12 designinsight|seminar
 Receiver Testing MOI (with SW Channel Emulation)
If DUT supports ‘Loopback BERT’
• Channel ISI
• Sequence for Initiating Loopback • SSC • BCNT Decode
BERT • Rj
• Sj
– Ping.LFPS > TSEQ > TS1 > DSA70000B
AWG7122B
Loopback
BRST > Scrambled D0.0 > BERC
– Direct Synthesis of Signal
Impairments
– Decode ‘BCNT’ Signal with Scope
TP2

USB3_Rx
Host
A
DUT
USB3_Tx

TP2
Rx Channel

13 designinsight|seminar
Tx and Rx MOI (with SW Channel Emulation)
If DUT does not support ‘Loopback BERT’
• Channel ISI
• SSC • BCNT Decode
• Ping.LFPS > TSEQ > TS1 > Loopback • Rj
• Sj
BRST > Scrambled D0.0 > BERC DSA70000B
AWG7122B
• Direct Synthesis of Signal Impairments
• Protocol Analyzer Counts Symbol Errors

TP2

USB3_Rx
Host
A
DUT
USB3_Tx

TP2
Rx Channel

14 designinsight|seminar
Receiver Test MOI (with SW Channel Emulation)
If DUT does not support ‘Loopback BERT’
• Channel ISI
• SSC
• Ping.LFPS > TSEQ > TS1 > Loopback • Rj
• Sj
BRST > Scrambled D0.0 > BERC • Counts
AWG7122B Symbol Errors
• Direct Synthesis of Signal Impairments Ellisys 280T

• Protocol Analyzer Counts Symbol Errors

TP2

USB3_Rx
Host
A
DUT
USB3_Tx

TP2
Rx Channel

15 designinsight|seminar
Key Advantages of the AWG for USB Receiver Testing
AWG7000 Arbitrary Waveform Generators with SerialXpress®

• Flexibility to support all signal impairments

required for jitter tolerance testing
• Model real-world complexities of SSC profiles to
avoid system interoperability issues
• No tradeoffs between any signal impairments -
No limitations in generating SSC and SJ at the
same time
• Multiple SJ tones can be generated at one time
• Flexible ISI generation enables customers to
test ISI models that exceed the test specification
– No need to wait for USB hardware compliance
channels
• Minimize time needed for re-cabling
• Improved repeatability and portability of
Receiver test configurations with setup files

16 designinsight|seminar
Cable Testing
DSA8200 Sampling Oscilloscope with IConnect®

• Test Fixtures
– A Receptacle
– B Receptacle
– USB2/USB3 Connectors Available for Crosstalk measurements
• Using Sampling Oscilloscope & S-Parameter SW
• Measurements:
– Impedance
– Intra-Pair Skew
– Differential Insertion Loss
– Differential Return Loss
– Differential Near-End Crosstalk
– Differential Crosstalk between USB3.0 and USB2.0 Pairs
– Differential to CM Conversion

17 designinsight|seminar
Tektronix Partner Solution
Ellisys EX280 Explorer- USB 3.0 Analyzer/Exerciser
• Analyzer Applications
– USB host & device monitoring
– Performance analysis
– Debug of drivers & software stacks
– Link state analysis
– Protocol errors checks
• Generator Applications
– USB host & device emulation
– Testing error recovery mechanisms
– Performance stress testing
Ellisys USB Explorer 280
– Compliance verification SuperSpeed USB 3.0 Protocol Analyzer and Traffic Generator
– Link state analysis

Typical Host Emulation Setup

Typical Protocol Analyzer Setup with Protocol Analyzer

18 designinsight|seminar www.ellisys.com
Tektronix USB Solution
DSA70000B
Complete solution: from PHY layer to Protocol for USB 2.0, 3.0
and Wireless USB

Cost Effective: Automation with a single box solution

Connectivity: Measure closest to Tx output for true performance of AWG7122B
USB 3.0 device/host

Flexibility: Compliance, debug, characterization with software

channel emulation

CSA8200

USB leadership:
1. Tektronix 1st to market for USB 2.0
2. Tektronix is active in USB-IF Compliance Group and USB 3.0 PIL
and contributes to USB 3.0 specification (only T&M Technical
Contributor in the USB 3.0 specification)

19 designinsight|seminar
Tektronix in PCI Express

• PCI Express
– Tektronix is market leader in scopes for PCIe validation, debug, and
signal quality compliance testing
– 1st to market with Rev1.0, Rev2.0, Rev3.0 Scope Performance!
– Member of PCI-SIG EWG (Electrical Working Group) and SEG (Serial
Enabling Group)
– Primary vendor PCIe 2.0 ‘Gold’ System Testing at PCI-SIG workshops.
– PCI Express 3.0 Timeline

Today

2008 2009 2010 2111

Deployment Phase
Spec
Release
Integration Phase

Silicon Phase – Product Development

– PCI-SIG Tool Development

20 designinsight|seminar
 PCI Express Test Methodologies
• Rev 1.1 Testing (2.5GT/s) DSA70000B
– Eye height of transition/non-transition bits
– Common mode measurements
– 1st Order PLL for Clean Clock
– 3500:250 Scanning for Systems (3rd Order Filter
Function)
– Median-Max Jitter
– 40-320Bit Compliance Pattern
• Rev 2.0 Testing (5GT/s)
– Measurement Channel De-convolution
– DeEmphasis removal
– 2nd Order PLL, Dual-Dirac Jitter @ 10-12 BER
– Signal Quality Eye and Jitter Testing
• 1 Million UI Capture (10Million Samples)
• Dual-Dirac Jitter @ 10-12 BER
– Loop BW Test for Add-In Cards
– Dual-Port Test for Systems
• Rev 3.0 Testing (8GT/s) – Rev 0.7 Base Spec
under review
– 128B/130B Encoding
– Testing through Replica Channel
– De-Embed to Tx Pins
– Amplitude measured at low frequency
– New Uncorrelated Jitter Terms
– 4290 (PRBS-23) UI Repeating Compliance Pattern
– CEM Spec. not defined yet

21 designinsight|seminar
PCI-SIG Compliance Tools

• PCI Express Compliance Library

• Signal Quality Testing DSA70000
– Add-In Cards*
– System*
• SigTest & RefClk SW
• PLL LBW Testing
– RSA6000/AFG3000*
– AWG7000/DPOJET
• Serial Enabling Group
• Plugfests
– IL Certification Available

*Tektronix Procedures Available at:

http://www.pcisig.com/specifications/pciexpress/compliance/compliance_library

22 designinsight|seminar
 PCI Express Transmitter Validation & Debug
DPO/DSA70000B Series Oscilloscopes

• Fixtures Available from PCI-SIG

• 20 GHz Real-Time Scope
– 5th Harmonic Performance
– 50GS/s Sample Rate
• Analysis software for validation and debug
– Serial Data Link Analysis SW (Optional)
– DPOJET with option PCE
Opt. PCE
• New features added in Latest Release
– Dual Port System Testing
– Test Point Browser Button
– RefClk phase Jitter testing
– MXM CEM support
– ‘Preliminary’ PCIe3
• PCI Express 3.0 – Under Development

23 designinsight|seminar
 PCI Express DPOJET and PCI-SIG SigTest Comparison
Function DPOJET PCI-SIG
(PCE) SigTest & RefClk
Tools
Measurements Integrated In Scope Menu/Display Yes No
Flexible Integrated Analysis Tools for Validation & Debug Yes No
Setup Wizard Setup Library No
Single Acquisition & Free Run with Statistical Analysis for Characterization Yes Single Acquisition
Only
Number of Unique Test Points (Base Tx/Rx, CEM, Cable, ExpressModule, ExpressCard, 18 Rev1.1/2.0 CEM
Rev1.1, Rev2.0, MXM, PCIe3 Preliminary) Only
Base Spec. Measurements Supported 20+ 0
Documented MOI with measurement algorithms Yes No

Test Point Selection through GUI Yes Yes

CEM*** Spec. Support Yes Yes

Support for PCIe 1.0a, 1.1, 2.0 Yes Yes
Preliminary Support for Rev3.0 Yes No
Reference clock tests Yes Yes*
Automatic Scope Setup Yes No
Clock Recovery/Jitter Filtering for Rev1.1, 2.0, 3.0 Yes** Yes
HTML Report With Screenshots and Pass/Fail Results Yes Yes
Selectable Number of Tests Performed Yes No

*PCI-SIG RefClk Jitter Tool (separate SW than SigTest)

**Rev 2.0 Brick Wall Emulated through 5th Order Filter (2nd Order PLL + 3rd Order LP Filter)
***CEM (Card Electro-Mechanical)

24 designinsight|seminar
 Voltage

PCIe3 Transmitter Specifications Requires De-Embed

of Breakout Channel

PWJ

25 designinsight|seminar
Resources

USB
• Specifications
– http://www.usb.org/developers/docs/
• Tektronix USB Solutions
– www.tektronix.com/usb
• Ellisys Protocol Analysis
– www.ellisys.com

PCI Express
• Specifications
– http://www.pcisig.com/specifications/pciexpress/
• Tektronix PCI Express Solutions
– www.tektronix.com/pci_express

26 designinsight|seminar