0% found this document useful (0 votes)
183 views21 pages

34 Intel 8752BH PDF

The document discusses the features of the MCS@51 microcontrollers. Key features include an 8-bit architecture, control-oriented design, internal timers/event counters, 32 I/O lines, 64K program memory space, 64K external data memory space, 111 single-cycle instructions, and support for 8-bit and 16-bit arithmetic operations. The MCS@51 controllers are optimized for control applications requiring fast addressing of small data structures.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
183 views21 pages

34 Intel 8752BH PDF

The document discusses the features of the MCS@51 microcontrollers. Key features include an 8-bit architecture, control-oriented design, internal timers/event counters, 32 I/O lines, 64K program memory space, 64K external data memory space, 111 single-cycle instructions, and support for 8-bit and 16-bit arithmetic operations. The MCS@51 controllers are optimized for control applications requiring fast addressing of small data structures.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 21

W.

O
WW .100Y.C M.TW WW .100Y.C M.TW
W O W O
W WW .100Y.C M.TW WW .100Y.C M.TW
WW 00Y.CO .TW WW 00Y.CO .TW

T W mu @ W .1
WW 00Y.CO .TW
M
W .1
WW 00Y.CO .TW
M
W W MCS@51 W
.T
8-BIT W.1 Y.COM W
CONTROL-ORIENTED W W.1 Y.COM W
MICROCONTROLLERS
W
M.T
W W
W .100 O
.T
MCommercial/Express
W
W .100 O M.T
WW .100Y. C
.TW WW .100Y.C M.TW M .TW
M W O W O
WW .100Y.C M.TW
O 8031AH18051AH18051AHP
.T W WW .100Y.C M .TW
8032N+18052N-I
OM
W WW 00Y.CO 8751W8751H-8 W W WW 00Y.CO .TW
W .T
M.T W.1 Y.COM W
8751BW8752BI-I W.1 Y.COM W
CO ■ High W W
M .TW Performance W HMOS
W .100
Process
O M.T ■ Boolean W Processor
W .100 O M.T
O
.C ■ Internal W Counters Y.C ■ Bit-Addressable W RAM 0Y .C W
M
Timers/Event
.TW interruptWPriority . 100 M .TW W
W
0
.1Duplex O M.T
O ■ 2-Level W Structure .C O ■ Programmable W Full .C
Serial
Y.C ■ 32 .1/0
M TWLines (FourW8-Bit Ports)
W
. 1 00Y M .TWChannel W W.100Y OM.TW
O W O .C
0Y.C■ 64K .T W Program
External WW Memory 00Y.C M.■TW
Space
111 Instructions WW(64 Single-Cycle)
.1 00Y M.T
W
M W . 1 O W C O
.CO .TW WW EPROM Y.C ■.TW
64K External W DataWMemory Y.
00Space .TW
00Y ■ Security M
Feature Protects
. 1 00Parts M W . 1Range O M
W O
WW .100Y.C M.TW
Against
O Software Piracy ■ Extended Temperature
Y.C W WW .100Y.C M.(–40”C TW to +85”C)
100 OM
.T
WW 00Y.CO .TW
Y . C W W WW 0 Y .CO .TByte-processing
W W
00 data M
The MCS@51 .T
controllers are optimized for
.10of fast addressing
control applications.
M modes for accessingnumerical and .1 operations O onM
W.1 small . C O structures are facilitated by a variety
W a convenient W W Y .C O
0arithmetic M W W W theW internal RAM..C
0 instruc-M.TW
0 Y The

.1 0Y
instruction
0tions. M .T
set provides Wmenu of .8-bit 10one-bit .T
instructions, including multiply and
W .1divide O
W C O
Extensive on-chip support is provided
W W for O
.C require.T
variables as a separate data W
type, allowing
Y.C bit .TW
direct
Y . W W 0 Y W W 0 0
.100 .T 0 W.1 Y.COM W
manipulation and testing in control and logic systems that Boolean processing.
OM W.1 Y.COM W W
WW The08751H . C
0Y is anM .TW version of the
EPROM
W
W8051AH. .It1has 00 4 Kbytes M .T
of electrically W
programmable ROM 00 can M.T
.1which
W .1 erased
be withOultraviolet light. His fully compatible W W with the O
.Cthe EPROM
8051AH but incorporates one W W
additional feature:
Y a O
.C W
.C Y W W 0
W Program
.1 0 0 Y Memory
M .T
Security W bit that can W be used
W
to
. 1 0 0
protect
O M .T against unauthorized .1
readout.
W
0 The
O M.T
W O to the 8751 H but only operates WW .100Y. C
WW .100Y.C M.TW
8751 H-8 is identical up to 8 MHz.
WW .100Y.C M.TW W thisY.COM
.T
W
The 8051AHP C is Oidentical to the 8051AH withW W
the exception .of C O Protection Feature. To incorporate
the W
WWProtection 1 0 Y.
0Feature, program
M .TW verification has Wbeen disabled . 1
Y external memory
00and M .TW accesses W have been .limited
W 100 O M.T
. W O C
W
to 4K.
WW .100Y.C M.TW
O
WW .100Y.C M.TW WW .100Y.
The W O WIt is backwards C O compatible with the 8051AH W W and is Y.C
OM
W 8052AH is anCenhanced
. version of the 8051AH.
W The 8052AH W Y . W W 0
Wfabricated.1with Y II technology.
00HMOS M.Tand-EPROM
Wenhancements 0 are listedM
.10product. .T table below. Also refer toWthis
in the .10 M
table for
W W the ROM, ROMless
.C O versions W W
of each
Y .C O
W W W 0Y .CO
Y W W 0 .T 0
W 00
W.1 Y.COM Intsrnal
.T 0
W.1 Y.CTimera/ OM W W.1 Y.CO
W W
W
W Device .100 M .TW
Memory W
W . 100 Event OCounters M .T W
Interrupts
W .100
W WW 00Y.C O
Program
.T W WW .100Y.C M.TW
Data
WW .100Y.C
8031AH .1 noneOM 128 X 8 RAM W O
2 x 18-Bit 5
WW 00Y.
W 4K.C W Y2.C x 16-Bit .TW 5 W
WW .100Y
8051AH X 8 ROM
.T W 128 X 8W RAM 0 0
.1 2 x 16-Bit W.1 Y
6051AHPW 4K X 6 O
C ROM M 128 X 8 RAM W
W .C OM 5 W
WHW .1004KYX 8 EPROM . .TW 128 X 8 RAM Y W W .100
8751
M
W
W . 1002 x 16-BitOM.T 5
W
8751 H-8 W 4K X 8.C O
EPROM X 6 RAM W .C WW .100
6751W
W 04K0Y X 8 EPROM .T
W 128 W . 1
2 x 16-Bit
020xY16-Bit M.TW 5
5
BH . 1 M 128 X 8 RAM
WW 0
8032AH WW none Y.CO W 256 X 6 RAM W
W
W 3 x 16-Bit
0 Y .CO .TW 6 W
6052AH W
W
0
10X 8 ROM OM.T 256 X 8 RAM
.8K W
0
.13 x 16-Bit OM
.C 6
W W.1
Y. C W Y W6 W
8752BH
WW 8K.1X080EPROM M.T
W 256 X 8 RAM W
.1 0
3 x016-Bit
M.T W.1
W C O W W .C O W
W . W Y W W
W .100
Y
O M.T
W
W .100 OM
.T W
WW .100Y.
W C
.T W W W 0 0 Y .C
.T W WW
W. 1 OM W
W OM WW
WW .100Y.C M.TW WW .100Y.C M.TW
W W O
Ythe.Cuse of any circuit~
W
WW in.an10Intel
Wother than circuitryembodied 0Y .CO W WW
W 0 0 .T product.No other.T
M
I
Intel Corporationassumes no responsibility for circuitpatent
W .1 O M W O
licenses are implied.Informationcontained herein supersedes previouslypublishedspecificationson
WW .100Y
theaa davices
.C
from Intel.
O INTEL CORPORATION, 1994
WW .100Y.C MOctober .TW1994 Order Numben . TW
272318-002
OM
WW .100Y.C M.TW WW .100Y. M .TW
W O W O
W WW .100Y.C M.TW WW .100Y.C M.TW
W
W
WCONTROLLER Y .CO .TW W WW 00Y.CO .TW
T MCS” W 51 0 0 .1 M
W W.1 Y.COM W WW 00Y.CO .TW
W W 00 .T W
M.T W.1 Y.COM W W W.1 Y.COM W
W
M.T
W W
W .100 O M.T MO-M 7 W
P2.&P2 7
W .100 OM
.T
C W .C
.TW W W
1 00Y
.
M .TW W . 100
Y
M .TW
M W . O W O
O
.T W WW .100Y.C M.TW WW .100Y.C M.TW
OM W O W O
.T W - WW .100Y.C M.TW WW .100Y.C M.TW
CO
M
W
I WW 00Y.CO .TW W WW 00Y.CO .TW
W
T W.1 Y.COM W
I
O M. W W .1
.C OM W
Y. C W Y W W 00 .T
O M.T
W
W .100 O M.T W W.1 Y.COM W
Y.C WW .100Y .C W
M.T
W
W O M.T
W
W .100 O M.T
O WW .100Y .C
00Y
.C .TW i fl 13 WWI I .100Y.C II M.TW ,, , M.T
W
M W O W C O
O
WW .100Y.C M.TW WW .100Y.
b .TW
100
.1 0
Y.C
0
0
Y.C
0
W.1 Y.COM W
Y
O M
M
.CO .TW
.TW
.T WJK2U Acc

1==4
~M‘f2#fi+-oN,TMoD,TJ W
W
WW .100Y.C M.TW
WW 00Y.CO .TW
. 1
O

M
STACK
POINTER W
WW .100Y.C M.TW
W
WW .100Y.C M.TW
WW 00Y.CO .TW
O
O
M

W WW 00Y.CO .TW W
.10 0 M. T +1 L“ .1L-J OM W.1 Y.COM W
W C O W W . C W W
W Y. I .TW W I 00Y
M.T
W .100 .T
.100
<>1
W O M 1 ml ... ,, W I
,
.1
C O W W .C OM
.C WW .100Y1 . .T9W Y W
W W .100 M.T
. . . . .
00YPSEN I M.TW
7’7
‘% “
.1 O W O M W .C O
W
WW .100Y.C M ALE TyG TW
. g~ WW .100Y.C M.TW WW .100Y M .TW
W O
W
WW .100RST-+ Y.C
E O
OM
.T W
W
WW .100Y.C M.TW
O
I
P0nT3
WW .100Y.C M.TW
WW 00Y.CO .T
W W W
00 Y
W.1 Y.COM W
.C ‘* .T W W WW 00Y.CO .TW
W.1 Y.COM W
II LATCH
W .1
WW 00Y.CO
M
h-+ T 119
n
W W W 0 .T W
W 00 .T 0
W.1 Y.COM PmW .1 M
W.1 i-Y.COM W WW 0I0Y.CO

5 7
W W 3 W W
W
W .100,,(-1 OM.T
W
W .100 OM
.TLHvI!RS —————
W W.1J Y.COM
—..
C ———————————
W . C W
WW .100Y. W Y W .100
--% =2

M.T
W
W .100 O M.T W O
W .C O W . C
P] O-P3 7
W W Y.C
WW .100Yw Y W 0
PI O*1 7

.T W W .10 0 M .T . 1 0
W W x
=
. C OM
W WW 00Y.CO .TW W WW 00Y.C
W 00 Y .T W 272318-1 .1
W.1 Y.COM W W W.1 Y.COM W WW 00Y.C
W W 0 .T W
W 0 T 0 W.1 Y
Figure 1. MCSI@ 51 Controller Block Diagram
W .10 O M. W W.1 Y.COM W W
WW .100Y .C W W 00
W O M.T
W
W .100 O M.T W W.1
PROCESS INFORMATION
WW .100Y .C
WW .100Y.C M.TW M.T
W W
W .100
W O W O W
W II pro- WW .100Y.C M.TW
The 8031AH/8051AH and 8032AH/8052AH devic-
W Y.C W 0
es areWmanufactured
W
cess. The 8751H/8751 . 1 00on P414.1, an
H-8 O M
devices
.THMOS
are manufac- W . C O W W.1
W an HMOS-E Y.C process..TThe W8751BH W W Y W W
tured onW P421.X,
W .100are manufactured
O M on P422. W .100 OM.T W W.1
and 8752BH devices
W . C W Y .C W W
AdditionalW process and 0 Y information
.1 0 Quality
reliability .TWis avail- W .100 OM
.T .
W W
able in Intel’s Components
.C O Mand Reliability
W W W Y . C W W WW
Handbook, W Order No, 210997. 00 Y .T W 0 0 .T
W.1 Y.COM W W W.1 Y.COM W WW
W W 0 .T W 0 0 .T W
0
W.1 Y.COM W .1 M
W W WW 00Y.CO .TW WW
W . 1 00 M .T W . 1 O M
WW
W .CO .TW WW Y.C W
00Y 100 M.T
.
WW .100Y.C M.TW W . 1 00Y M.T
W
W O W C O
W WW .100Y.C M.TW WW .100Y. M .TW
W O W O
W WW .100Y.C M.TW WW .100Y.C M MCS@
.TW
51 CONTROLLER
W O
WW 00Y.CO .TW WW .100Y.C M.TW
TW W . 1 M
W
PACKAGES
WW 00Y.CO .TW W WW 00Y.CO .TW
W
.T Part
W.1 Y.COM W
Prefix Package Type
W W.1 Y.‘jaCOM W Ojc
W
M.T
W W
8051AH
.100 DP OM.T 40-Pin Plastic WDIP .100 45°chVOM.T 16“C/W
8031AH WW C 40-Pin CERDIP WW Y.C
.T W W 1 0 0 YN .
M .T W W . 1 0 04!5”CIW M .TW15“CAIV
M 8052AH . O 44-Pin PLCC
W 46°C/W O 18°CfW
O 8032AH WW Y .C W W W 0 Y .C T W
.TW 6752BH*W W.100 .T 0 .
OM .C OM W W.1 Y.COM W
W 8751H W W Y TW CERDIP W 100 .T
O M.T W .10D0 O M.40-Pin W W .45”CIW
.C OM 45“CIW
C 8751 H-8 W .C Y TW
M .TW 8051AHP W W.1P00Y OM40-Pin .TWPlastic DIP W W45”CIW .100 O M.16°CfW
O WW 45°c/w Y. C
Y.C .TW WW D.100Y.C M .TW
40-Pin CERDIP . 100 M .TW
15“cf w
O M W C O W W . C O
Y.C .T W8751 BH
WW NP .100Y. 40-Pin M . W DIP W 36”CIW
TPlastic . 1 00Y M .TwW
12°cf
OM W O
WW 00Y.CO .TW
44-Pin PLCC 47”C1W 16”Cf W
. C W W 0 Y.C W
0 Y
M
NOTE:.T W W
W . 1 O M W .1 0
O MT .
.CO*8752BH .TW
is 36”/10” for D, andW
W 38”/22” for 0N.0Y
.C .TW WW .100Y.C M.TW
00Y M . 1 M W O
Y .C O
All thermalW impedance data W
W
W
is approximate 0 Y .CO
for W
static air conditions
. T at IWWofW 0 Y.C Values.TwillW
power dissipation.
0
100 .T .10 and application. M See the Intel Pac/raging .1 OM
.C OM depending
change
240800) for W
on operating conditions
a description ofW WW
Intel’s Y .CO test.Tmethodology.
thermal 0impedance W W WW Handbook
00
(Order
Y.C
Number
.TW
00 Y .T . 10 M . 1 M
.1 M W O W O
W
0 Y.C
O
. T W WW .100Y.C M.TW WW .100Y.C M.TW
0 O
W.1 Y.C~“52’80320NL’OM W~ O W
WW .100Y.C M.TW
W WW .100Y.C M.TW
.1 0 0
L{ . T
MT2 PI.’ 40 WVcc
.CO .TW WW 00Y.CO .TW

I’__”ll
WW 00Y.CO T2EX W
1
W W 0 Y W
T
M. P1.2 3 0
.1AD1 W.1 Y.COM
P1.1 2 39 P’,’ ADO
W .1
C O 38 W
W PO.1
.C OM W
WW .100Y. P1.3W4 W37 PO.2 A02 0Y W W 00 .T
W O
.T 5
MP1.4 36
W 10
PO.3.A03
O M.T W W.1 Y.COM
35 WPO.4 AD4 . C
WW .100Y.C M .TW W 100
Y PI.6 ::8:;.TW W .100
P1.5 6

W O
P1,6 7 34 PO.5 AD5
W .
C O M W W .C OM
.C P1.7 6 33 W
W3 PO.7A07 .100Y RST M
P06 AD’ . P*,7 .:,.:
W W 00 Y
WW .100Y RU2 P3.O RST .T9W io; .T
W.1 Y.COM

‘1
W O M 10 3 EIJvpp”
W W (Rxo)C
. O
P3.O W
WW .100Y.C
:ji:
11 W Y W W .100
W .100neaslvsd** M.T 8X5X
Z ALEIPROG”
TXD P3.1
INTO P3.2M 12
.T W fTXD) P3.1 O
.1:;
W O
O Y.C
29 3%FFI
W W .C W 26 3 P2.7W Y .C :ji;
W W W 0 0
W Y INT1 P3,3
00 TOP3 4 14.T
13
W A15
0
.10(INT1) P3.3 :j:;OM
(INTo) P3.2 :!;; .T .1
W.1 Y11.CP3.5OM15 W WW 00Y.C
27 2 P2.6A14
W 26 3 P2.5 A13
W WW 0fTo)0Y .C .T W W
W 00 ~ P3.6 M 16 .T
W.1 Y.C
P3.4 :>!:

W.1 t%YP3.7 W.1 Y.COM W


25 I P2.4 A12

.C O 17 24 1 P2.3 Al 1
W W
W W
. 1 00 XTAL2 16
19M
.TW 23 > P2.2W AlO
W . 100 O M .T W
W .100
W XTAL1
O
.C+!--
22 3 P2 1 A9
W .C WW .100Y
WW .100Y ‘ss M .TW 21 X P20 A8W W.100Y OM.TW W
W O WW .100
WW .100Y.C M.TW WW .100Y.C M.TW
O W O W
W
WW .100Y.C PLCC WW .10
272318-2
WW .100Y.C DIP .T W M .T W
●EPROM W only OM
.Cpins. WW 00Y.CO .TW W WW
“*DoWnotWconnect.1reserved
0 0 Y
M. T W W .1 W.1
W C O W WConnections . C OM W
WW .100Y . W Y W W
W .100 M.T
Figure 2. MCS@51 Controller
O M.T W O W
W
WW .100Y.C M.TW W W 0 0 Y .C
.T W WW
.1 M WW
W W Y .C O
W W WW 00Y.CO .TW W
W 00 .T .1 M
W W.1 Y.COM W WW 00Y.CO .TW WW
W 00 .T W . 1 M
. 1 O M W O
W
WW .100Y.C M.TW WW .100Y.C M.TW WW
W O
WW
W .CO .TW 3
WW 0Y.C .TW 00Y
.
WW .100Y.C M.TW W . 1 00Y M.T
W
W O W C O
WW .100Y.C M.TW WW .100Y. M .TW
MCS” 51 CONTROLLER W O W O
W WW .100Y.C M.TW WW .100Y.C M.TW w
W O W C O
W PIN DESCRIPTIONS WW .100Y.C M.TW W W
Port 2 emits
. 0Y.high-order
10external
the
M
W byte during
.Taddress
W O
WW 00Y.CO .TW fetches from
WW to .external 0Y.CData Memory
Program
.
Memory
T Wthat and during
TW Vcc: Supply Wvoltage. accesses 1 0
OMIn this application it
use 16-bit
W W.1 Y.COM W addressesW W(MOVX Y .C
@DPTR).
W
.TW Vss: CircuitW .100 M.T
Wstrong internal 00 pullups when .Temitting 1‘s. Dur-
Wto.1external
uses
ground.
W C O ing accessesW . C
DataOM Memory that use 8-bit
WPort O:Port OW W 0drain.
Y bidirectional .TW1/0 addresses W (MOVX 0Y 2 emits
0@Ri),Port .TtheWcontents of
.T
M port. As an output W
is an 8-bit open
. 1 0 M W .1 O M
portW O 8 LS TTL the P2 Special
WW .100Y.C M.TW
Function Register.
0Y.C M.TW
each pin can sink
.T W
inputs. W . 1 0
OM W .CO Port 2 also receives
WW of.1the
W the high-order
0Y .CO address Wbitsduring
dur-
.TPortWOpins that have WW 1‘s written
.1 0 0
to Ythem float,
M .
andT W
in ing programming 0 EPROM parts M .Tand
OM that state can be usedW WW of the O
W W
asW high-impedance
0 Y .COinputs..TW program verification W 0 0 Y.C and EPROM
ROM
.TW
parts.
.T
MPort O is also the multiplexed . 1 0 M . 1
W of theY8051AHP M
O causes bits
CO data W during accesses
Wlow-orderYaddress
WWto external 0 .CO and.TWThe protection W
P2.4 throughW
feature
P2.7 to be.1 0 0 .toCO,effectively .TWlimit-
M .T bus . 10 Program Mand
W
forced
O M
O Data Memory. In this application
Y.C nal pullups
W it uses Y
WW1‘s and.1can .COinter- .TW
strong ing external Data W
W
and Code space.C
00Y
to 4K each duringW
M .T W when emitting
W
0 0 source
O
and
M external accesses.
W . 1 O M.T
Osink 8 LS TTL inputs. W 3: Port 3 isWanW8-bit bidirectional C
Y. l/O port.Twith
Y.C .TW WW .100Y.C M.TPort . 100 M
W
M
O O also receives the codeW W during program- O internal pullups. The W W O
.C can sink/
0Y.CmingM
Port
of .T WEPROM parts, bytes
Wand outputs 00theY.Ccode .T W 4 LS TTLW
source
Port 3 output Y
inputs. Port .
buffers
1300pins thatOhave M.T1‘s
W
the
W . 1 O M W C
O of the ROM.C written to them are
WWpulled high by the . internal pull-
TW
.Cbytes during program verification
00Y EPROMMparts. .TWExternal pullups WW .
are required
Y and UPS,and
100 during OMinputs, .TW in that state can be.1used 00Yas inputs. M.As
W W O
.CO verification.
Yprogram W WW .100Y.C M .TW
Port 3 pins that are
current (IIL onW
Wexternally Y.C low
pulled
00because
will W
the.T
100 Port 1:OPort .T
M 1 is an 8-bit bidirectional
source the data sheet)
W . 1 OofM
W O pullups.
0 Y.C pullups, .T W WW 1/0 port with
0 0Y.C M.TW WW .100Y.C M.TW
0 internal The Port 1 output buffers .
can1 sink/ O
W.1 source Y .Cto O M
4 LS TTL inputs. Port 1 pinsW
W
Whave 1‘sY.COPort 3 also
that
0 Wthe serves the functions W various
WW asoflisted 0 Y.Cspecial
0below: .TW
0 0
written them .Tare pulled high W
by the internal. 1 0pull- features
M .T of MCS 51 Family, . 1 M
.1 M inputs. As Y.CO
W O
W UPS,and Y.C
Oin that state can be used as
W are externally WW
Wpulled 0 0 .TW WW .100Y.C M.T
.1 0 0
inputs, Port 1
Mpins .Tthat low. 1 will M W O
WWof the00Y.CO
Port
WW source 0 CO (IIL onTthe
.pullups.
Ycurrent . W data sheet) W because Pin .T W Alternative WW Function
.1 0 0Y.C M
0 . 1 OM RXD (serial input port) WW O
W.1 Y.COM W
internal
WW 00Y.C P3,0 W W 0 Y.C
WW Port 0 T
. the low-order address bytesW .T
MTXD (serial output port) WW. 1 0 M
W .101 also receives
. C OM of the EPROM parts andWduring W.1 YP3.1 .CO INTO(external W 0 Y .CO
W during programming
Y W W
the ROM and EPROM parts..10 P3,3 0 P3.2
.T interrupt W O)
.1 0
W program 00verification of.T OM
W W.1 Y.COM W W W Y .C INT1 (external interrupt 1)
W W WW 00Y.CO
W In the.18032AH, 00 .Tand 8752BH, Port W 1 pins .100 P3.4 TO(Timer .T Oexternal input) 1
W
8052AH
O M W P3.5 . C OT1M(Timer 1 external input) WW. .C
WW
P1.O and
0
P1.1
0 Y . C
also serve
.T
the
W T2 and T2EX
W W
func-
. 1 0 0Y WRM
P3.6 . W
T data memory
(external Wwrite strobe) .1 00Y
W.1 W
tions, respectively.
OM W P3.7 ~O (external data memory readWstrobe) Y.C
WWPort .100Y.C M.TW WW .100Y.C M.TW W .100
W
WW I Pin
W
I
. 1 0 0
O
Y.CAlternative.TW
O M
Function
I WRST: Reset
WW cycles
W . 10
O
Y.Cinput. A high
0while M .T W on this pin for W
theOoscillator is running resets theW
twoW machine 00Y
W de- 00
.1
P1W.0W T2 (Timer/Counter Y .C 2WExternal Input) WW vice, 0 Y .C .T W W
WP1.1 .1T2EX 00 (Timer/Counter
W Capture/Reload
.T 2
OM Trigger)
0
W.1 YAddress . C OM W W.1
W .C W W W
W . 1 00Y M .TW W latching
ALE/PROG:
W . 10the0 low byteOofMthe .Taddress during accesses
Latch Enable output pulse for
W.1
0
W C O W .C pinW
W
W Y. bidirectional .TW to external 0
l/O port with W pulse input
Y
memory. This .T is also the programW
Port W 2: Port 2 is 1
W
008-bit
an
.The O Mbuffers W .10 (PROG)Oduring
. C
M programming of the W W.1
internal pullups.
W Port .
2 Coutput can sink/
W have 1‘s W W Y W W
00YPorl 2 pins .100 .T
EPROM parts.
sourceW Mthe.Tthat .
4 LS TTL .inputs.
W 1pulled
C O W W .C OM WW
written to them W are
Y .
high
0 be usedMas
by internal
W pull-
WIn normal operation
0 0 Y ALE is emitted .T W at a W
constant
UPS,andW .Tinputs. As rate of 1/6the
in that state .10are
Wthat
can
C O pulled low will for W W.1 oscillator . C OM and may be used WW
frequency,
. .TWduringNote,
inputs, Port 2 W pins externally Y W
source current W (IIL on the . 1 0Y sheet) M
0data .TWof the ever,
because
W external
that W
timing
00 or
one.1ALE pulse is
clocking
O M
purposes.
skipped
how-
each ac-
internal pullups.WW O .C WW
W 0 0 Y.C .T W cessWtoW external Data
. 1 0 0YMemory. M .TW
W.1 OM W O
WW
WW .100Y.C M.TW WW .100Y.C M.TW
W O W O
WW .100Y.C M.TW WW .100Y.C M.TW W
W O W O
WW 0Y.C .TW WW Y.C .TW
100
W O
WW .100Y.C M.TW WW .100Y.C M.TW
W WW 00Y.CO .TW W WW 00Y.CO .TW
W
T
W.1 Y.COM W W W.1 Y.COMCS” M
51W
W W 0 .T CONTROLLER
.TW wW
W . 1 00
O M .T W .10 O M
W .C
.T W PSEN: Program WWStore.1Enable 0 0Y.C M . W
Tstrobe Wdrive . 1 00Yfrom an M .TW
M W is the
O read to To the
W device
C O external clock source,
WWMemory. Y.C .TW WW Y. W is driven,
1004. There O
XTAL1 should be grounded, while.T XTAL2
Wexternal Program .100
M.T When the deviceWis W M
.COfrom external
as shown inW
W
.
Figure are M no requirements on
Y.C clock .signal, W since the
.T W W PSEN executing Y
. 1 0 0 code M .TW W
the duty cycle of the 0
.1 0 external
O M T is through a
O M Program Memory,
W is activated twice
O each ma- input to the W
internal clocking
C circuitry
Y. minimum .and
chine
W cycle,
.Tskipped
exceptW
W that twoto0PSEN 0Y.Cactivations W divide-by-two
.Tare WW flip-flop, 100 on O
but TWmaximum
M during each access.1 external Data M Memo- high and low times W .specified theM data sheet must
W O
CO
.ry W
T WW .100Y.C M.TW be observed. WW .100Y.C M.TW
M
.CO ~/Vpp: W External W WW enable
Access Y
O
~.C must be W W WW 00Y.CO .TW
0 .T
OMvice
.T to VSS in order to W
strapped .10 any MCSO51Mde-
enable
. C W
EXTERNAL W.1 Y.COM W
. C to fetch code from W external ProgramY memory W W 100 XTAL2 .T
Y .TW starting at OOOOH W up to.1FFFFH. 00 ~ must M.T
OSCILLATOR

O M
locations
W C O SIGNAL W.
W .C OM
.C W . W Y W
Y W .100 M.T
be strapped to VCCfor internal program execution.
0Y M .TW W
W . 100 O M .T W O
.CONote, however,
.TisWprogrammed,W
W Bit in0the
that if the Security 0Y .C
EPROM
.TW WW .100Y.C M.TW
00Y devices . 1 M .CO .TW
.C
M
O from any location in external
code W
the device
WW
will
Program0Memory.
not
Y .CO .TW
fetch
W WW 00Y
Y W 0 .1 XTAL1
100 OpinM.T W.1supplyYvolt- C OM WW 00Y.CO .TW
M
Y . C
This also W W
W the EPROM
receives the programming 0 . .T W W
00
W.1 Yage
.T
OM during programming of W
(VPP)
0
W.1 parts. . C OM W W.1 Vss Y.COM W
.C W
.1 00 M .TW W
W . 100
Y
O M .T W
W .100 O M.T
W .CO .TWC2 .C WW .100Y .C
00Y WW
I
00Y .TW 272318-4 .TW

El
.1 M XTAL2 .1
W O M W O M
WW 00Y.CO .TW WConfiguration .C
WW .100Y.C MFigure .TW4. External W Drive
.1 00Y M.T
W
.1 M W O W .C O
WW 00Y.CO .TW n WW .100Y.CEXPRESS .TWVersion W W.100Y OM.TW
W
.1 M W O M
W O
WW .100Y.The C WWenhancements Y.C W
WW .100Y.C M.TW IntelM .TW system offers
EXPRESS W . 100 to OM.T
W O cl XTAL1
W O
.Coperational WMCS 510family Y.C W
WW .100Y.C M .TW WW .100Y the
M .TW
of microcontrollers.
specifications of
These EXPRESS W
Wthe .1 0 are OM.T
products
W O W O W applications Y.C
WW .100Y.C M.TW Vss WW Y.C to meet
designed
00whose .TW the needs ofW those
. 100 M.T
W . 1 M
operating
O requirements exceed commercial W C O
W O W .
WW .100Y.C M.TW
=
WW .10standards. 0Y.C M.TW W .100
Y .
Cl,W O 272318-3
W C O W W .C OM
C2 = 30 PF +10C
Y. contact resonatormanufacturer. W . W 00 Y
WWFor Ceramic 00Y temperature W
PF for Crystals The EXPRESS program includes the commercial
W W M.T range with burn-in, W an.1ex-
.100 M.T .1standard M
Resonators

W W .C O W W tended Y . C O
temperature W
range with or W
without
andW
burn-in. 0 Y .CO
Figure Y3. Oscillator .T W
Connections W .100 .T 0
W
W .100 O M W .C OM standard temperatureWrange, W.1 Y.CO
W Input 0to0the C
Y. inverting oscillatorW amplifier.W W With the Y commercial W W 00
WXTAL1:
.1 M.T W .100 characteristics
operational O M.T are guaranteed over Wthe.1 O
W
W Output 0from O
C invertingTW
Y.the W W temperature 0 Y C
.range of O“C . T Wto + 70”C. With W W
the ex- 0 0 Y.C
W
XTAL2: 0 . oscillator amplifi- 0 . 1
er, W.1 Y.COM W W.1 temperature
tended
Wacteristics Y CO
M
range option, operational char-
.guaranteed W WW 0Y.C
W W 0 .T W 0 are
0 .Tover a range of –40”CW to
.1 0
0 . 1 M
W.1 Y.COM W WW 00Y.
+ 85”C.
WW 00Y.CO .TW W
WW .1CHARACTERISTICS
OSCILLATOR 0 0 M. T W .1 burn-in isOdynamic,
The optional M for a minimum time W.1
O Whours
XTAL1 W andW
W
XTAL2 are 0 .C
Y input and output,
the
. T W respec- W of W160
0 at
0 Y .C
125°C with
.VCC
T W = 5.5V * 0.25V, WW .100Y
0 . 1 M
useW
W.1 amplifier
tively, of an inverting
Y
OM can be config- following
Cwhich
.oscillator, W WW 00Y.CO .TW
guidelines in MIL-STD-883, Method 1015.
WW .100
W
ured for W as an on-chip 0 T
as
. shown in W .1 and EXPRESSversions
Figure 3. Either a W .10crystal orO
quartz M resonator
ceramic PackageW types
W or two-letter .C OM are identified
WW 0
W Y .C W byWa one- 0 Y prefix to theTpart
. W number. The W
W 100 is available M.Tin Appli- prefixesW 0 W.1
may be used. More detailed information concerning
the use of the on-chip W .oscillator O areW .1 in TableO1.M
listed
W
C .C
W “Oscillators Y. for Microcontrol- W W Y
.100temperature .TWoption, this W W.1
.100
cation Note W
M.T
AP-155;
O For the extended W O Mrange
Iers,” Order No, 230659. W
WW .100Y.C M.TW WWspecifies
data sheet
0
C
0theY.parameters . W deviate WW
Twhich
from their commercial . 1
W temperature M
O range limits. W
W O WW
WW .100Y.C M.TW WW .100Y.C M.TW
O W O W
W
WW .100Y.C M.TW WW .100Y.C M.TW WW
W O W O
WW .100Y.C M.TW
I WW 1 0 0 Y.C .T W
5
WW .100Y.C M.TW WW .100Y.C M.TW
W O W O
W WW .100Y.C M.TW WW .100Y.C M.TW
W MCS@51 W W Y .CO .TW W WW 00Y.CO .TW
W CONTROLLER 0
T 0
W.1 Y.COM W W W.1 Y.COM W
W
TW W
W .100 O M.T
W
W .100 O M.T
WW .100Y .C
WW .100Y.C M.TW
Table 1. EXPRESS Prefix Identification W
M.T
W
Prefix W PackageOType Temperature W Range .CO
M.T Burn-In
W .C W Y .TWNo
M.T
W P W . 100YPlastic M.TW WCommercial W . 100 O M
W WW .100Y
W .CO .TW WW .100Y.C M.TNo W
M .T D Cerdip
O M Commercial
W O
W C
O
.TW
N
WW .100PLCC Y.C .TW WW .100Y.
Commercial
M
NoW
.T
M W Cerdip O M W O
CO
.T W
TD
WW .1Plastic 0 0Y.C M.TW WW .100Y.C MNo
Extended
.TW
M TP W O Extended W C O No
CO
.TW TN WW .1PLCC 00Y
.C .TW WW .100Y.
Extended No.
M TW
M W O M W O
Y.C
O
.T WLD WW Cerdip 0 0Y.C M.TW Extended WW .100Y.C Yes M.T
W
M W . 1 O W C O
O .C ExtendedWW .
Y Yes .TW
0Y.C M.TW
LP
WW Plastic . 100Y M .TW . 100 M
. C O
NOTE: W W Y .C O
W W W W
0 Y .CO .TW
.TW localsalesofficeto
00Y Contactdistributoror W 00
matchEXPRESS
W.1 Y.COM W
.T properdevice.
prefixwith 0
W.1 Y.COM W
.C OM W W
Y W W .100 M.TThe 8051AHP cannotWaccess
W 00 M.T
100 DESIGN O M.TCONSIDERATIONS W .C

O W.1Thisexternal
Y .C
Program
O theTW
.C 8751.TBH Wor 8752BH isW W an 8751 00Y TW instructions
or Data memory above 4K. means that
W that use.10the0 Data Pointer .
.1 00Y aIf an M
future design, the user
replacing
should W . 1
carefully
H in
com- O M .following W .C O M
W O .C W Y below .TW
00Y tic
C both data
.pare .TWsheets for DCWorWAC Characteris-
. 00Y
1specifi- M
only W
.T
OFFFH:
read/write dataW at address locations
.100 M
W .1
. C
M
differences. Note that the VIH
O for the ~ pin differ significantly and W IIH
W between Y .C O
W W W W
0 Y .CO .TW
Ycations W W 0 T
M. A,@DPTR 0
.100 the devices. OM
.T 0
W.1 Y.COMOVX W W.1 Y.COM W
WW 00Exposure Y .C
.TW
to light when the EPROM
W
W device.1is0in0 .T W
MOVX (6JDPTR, A W .100 M.T
.1 M W O M W C O
WW 0operation COmay cause
Y.suggested
logic errors. ForW this reason, .C When .the W
TWData PointerWcontainswill.an Y.
00address .TW
.1 it0is
M TWan opaque label
.that W be placed . 100Y above M the 4K limit, those locationsW 1not be ac- OM
W O
W over Ythe.Cwindow
WW .1bient
O when the die is exposed
WW .100Y.Ccessed.
to am-
.TW WW .100Y.C M.T
00 light. M.TW M .CO .
W W .C O
W WW 00Y.To COaccessTW Data MemoryWabove WW 4K,00the Y
W 00 Y .T W . .1 must M
W.1 Y.COM W W W.1 Y MOVX M
be.C
O @Ri,A or MOVX A,@Ri instructions
W WW 00Y.CO
W W 00
used.
.T W
W
W .100 O M.T W.1 Y.COM W W W.1 Y.COM
.C W W 00
WW .100Y M.T
W W .100 M.T W.1 Y.CO
W O W W .C O W
WW .100Y.C M.TW W .100
Y
M.T
W W
W .100 O
W C O W W .C O W Y.C
W W 0 Y . .T W W 0 0 Y .T W W .1 0 0
0
W.1 Y.COM W .1 M WW 00Y.C
W W WW 00Y.CO .TW W
W 00 .T W.1 Y.COM W .1
W W.1 Y.COM W W W WW 00Y.
W
W .100 O M.T
W
W .100 OM
.T
W W.1 Y
C W .C W
WW .100Y. M.T
W W .100
Y
M.T
W
W.1
00
W O W .C O W
WW .100Y.C M.TW WW .100Y M .TW W .100
O W O W
W
WW .100Y.C M.TW WW .100Y.C M.TW WW .10
O W O W
W
WW .100Y.C M.TW WW .100Y.C M.TW WW .1
W W .C O
W WW 00Y.CO .TW W WW
W 00 Y .T W
W.1 Y.COM W W.1 Y.COM W W
W W 0 .T W W 0 0 .T WW
0
W.1 Y.COM W .1 M WW
W W WW 00Y.CO .TW W
W 0 0 .T .1 M
W W.1 Y.COM W WW 00Y.CO .TW WW
W 00 .T W . 1 M
. 1 M W O
6
WW
W .CO .TW WW .100Y.C M.TW
00Y
WW .100Y.C M.TW WW .100Y.C M.TW
W O W O
W WW .100Y.C M.TW WW .100Y.C M.TW
W O W O
W WW .100Y.C M.TW WW .100Y.C MCS” M
51 CONTROLLER
.TW
W O W O
TW ABSOLUTE WW .100Y.C M.TW WW .100Y.C M.TW
MAXIMUM RATINGS* WWindicated O sheet. It is valid for
WW 00Y.CO .TW
NOTICE:This is a productiondata
theW 0 Yin.Cthe revision Whistory. The
W
M.T Ambient Temperature
W
WUnder.1 Bias –40”C O Mto + 85°C
devices
W
specificationsare
0
.1 subject to changeO M.Twithout notice.
.C to +.T WWStressing .C
0Ydevice W “Absolute
.T W
Storage Temperature WW .100. Y–65°C M
W
150°C *WARNING: . 1 0 the M
beyond.Tthe
M Voltage on EA/Vpp W PinW to Vss
Y .CO .TW Maximum W WWratings
Ratings” may cause
0 Y .COpermanent Wdamage.
.Tbeyond
.T W W . 1 0 0 M These are stress
.1 0 orr~.
M
Operation the
OM 8751 BH/6752BH WW
8751 H . . . . . . . . . . . . . . . . . –0.5V
C
to
O + 21.5V
W
“Operating Conditions” W is not .C O
recommended and ex-
. TW tended exposure Y W
.TW W .100.–0.5V
Y tO + 13.OV
M+.7V
W beyond
W .100the “OperatingOM
.T
Conditions”
OMVoltage on Any Other Pinto W W Vss .C
–0.5V O to
may affect device reliabili~.
W Y .C W
M .TWDissipation. W W.100.Y. ... O1.5W
Power M .TW W
W .100 O M.T
CO WW .100Y. C
.TW WW .100Y.C M.TW M .TW
M
OOPERATING CONDITIONS W O W .C O
Y.C .T W WW Description 0 0Y.C M.TW WW Msx . 1 00Y M.T
W
M Symbol
W . 1 O Min W C O Units
O TA W Temperature .C WW +70.100Y . .TW
Y.C .TW W
Ambient
. 1 00YUnder Bias M .TW “cM
M Commercial
W O o W O
.CO .TW WW .100Y.C M.TW –40
Express WW +65 .100Y.C “c M.TW
00Y M
Vcc SupplyVoltage 4.5 W O
v
.C OFosc
W WW 00Y.CO .TW 3.5 W W5.5 0 0 Y.CMHz .TW
Y W
OscillatorFrequency 12
.1
100 OM
.T W.1 Y.COM W WW 00Y.CO .TW
M
Y .C W W W 00 .T W
.100DC CHARACTERISTICS
OM
.T W.1 Conditions).C OM W W.1 Y.COM W
.C (Over W Operating W
.1 0YparameterMvalues
0All .TW apply to all W devices unless
W .
Y
100otherwiseOindicated
M .T W
W .100 O M.T
W Symbol O W Test Conditions Y. C
0Y.C M.TW
0VIL WW .100Y.C MMin
Parameter
.TW Max W
Units
. 100 M .TW
.1 Wof O –0.5 W O
WW 00Y.CO 6751H W 8751H-8) WW .100Y.C M.TW WW .100Y.C M.TW
Input Low Voltage (Except ~ Pin 0.8 v
1 .T and
W O
.
WW VIL100Y.CInput OMLow Voltage to ~ Pin of WW Y .CO o .TW0.7 v WW 0 Y.C .TW
W
T 8751H-8
.and W . 1 00 M .1 0 M
.1 6751H M W O W .C O
W
WW VIH.100Y.Input COHigh Voltage WWRST).100Y.C 2.0 MVcc TW+ 0.5 v W
W 00Y
M . T W (Except XTAL2,
W O
. W . 1 O M.T
WVIH1 O
.C High Voltage
Input to XTAL2, RSTW .C2.5 Vcc +W0.5 v W W = Vss00Y
XTAL1 .C
WW VIH2.100Y Input HighM .TWto ~ pin W W.100Y 4.5OM.T
Voltage 5.5V W.1 Y.COM
W .C O and 8752BH W .C W W
W W
. 1
ofY 6751BH
00Output LowM .TW(Ports 1,2, 3)* W
W . 100
Y
O M .T W
W .100 OM
VoL W . C O Voltage W .C 0.45
W v loL = W1.6 mA Y .C
WW 0Y Low Voltage W O,ALE, PSEN)* W .100
Y
M.T
W 00
VoLl .10
W
Output
O M.T (Port8751 W .C O W W.1 Y.CO
W
WW .100Y.C M.TW Y W W 00
H, 8751 H-8 0.60 v ioL = 3.2 mA
W
W .100 O M.T v !OL = 2.4 W
0.45 mAW.1 O
W W Y .C O
W All Others
W W 0 Y C
. 0.45 .TWv IOL = W 3.2 mA
0 0 Y.C
W 0
.10 High Voltage .T .1 0 M PAW
. 1
VOH
W WOutput . C OM (Ports 1,2,3, ALE, PSEN) WW 2.400Y.CO .TW v IOH = –80 W
W 0Y.C
W
VOH1 Output 0 0 Y
High Voltage .T
(Port W Oin W . 1
2.4 M v IOH = –400 pA . 1 0
.1 OM WW 00Y.CO .TW WW 00Y
WWExternal YBus.CMode) W W W
IIL
W Logical
W
0
.10O Input Current O
.T
M(Ports 1,2,3, and RST) W .1 –500OM pA
.C VIN = 0.45V
W W.1
IILI WW Y. C (~).TW
W Y .TW W 00
W .1 0 Current
Logical O0Input
O M
W
W .100 –15 OMmA W W.1
8751H and 8751H-8
WW .100–lo .C VIN = 0.45V
WW .100Y.C M .TW
8751BH Y
M
W
mA.T VIN = Vss W
W.1
0
W C O 8752BH W –loW .C O mA VIN = Vss W
WW .100Y . W W 0Y W W
W O M.T W .100.5 O
mAM.T WW
.1
W . C W W Y .C W W
W .100
Y
M.T
W 00 .T W.
W . C O W W.1 Y.COM W W
WW .100Y W W
O M.T
W
W .100 O M.T W
W
WW .100Y.C M.TW W W 0 0 Y .C
.T W WW
.1 M
W W Y .C O
W W WW 00Y.CO .TW WW
W 0 0 .T . 1 M
W.1 OM W O
WW
WW .100Y.C M.TW WW .100Y.C M.TW
W O
WW
W .CO .TW WW .100Y.C M.TW
7
00Y
.
WW .100Y.C M.TW W . 1 00Y M.T
W
W O W C O
TW WW .100Y.C M.TW WW .100Y. M .TW
W O W O
.TW WW .100Y.C M.TW
MCS” 51 CONTROLLER
WW .100Y.C M.TW
W O W O
.T W DC CHARACTERISTICS WW .100Y.C (OverMOperating .TW Conditions) WW .100Y.C M.TW
M
W WW 00Y.CO .TW W WW 00Y.CO .TW
T W .1 M
M. ~—.-...—.—.
All oarameter
W W.1r.,to.-.
values armlv
_r

.C OMunless otherwise indicated


all devices
W
(Continued)
W Y .CO .TW
.T W Symbol W 0 0 YParameter .T W W Min Max .1 0 0 Units Teat Conditions
M
OM W.1Current .C OM W W .C OVIN
W
.T W 11L2 LogicalW
W OInput
. 1 0 0Y (XTAL2)
M .TW W –3.2
. 1 00Y mA
M
= T
.0.45V
M W O W O
0Y.C0.45<MVIN
ILI Input Leakage Current (Porf O)
CO T W 8751WHW and 8751 H-8
0 0Y.C M.TW WW* 1or).10pA .TW < VCC
M . All Others W . 1 O t 10W pA C O
0.45< VIN < VCC
.C O W Y .C W W W 0 Y . . TW
.T W LogicalW 0 0 .T . 1 0 M
W.1 Y.COM W
IIH 1 Input Current (~)
OM 8751H and W8751H-8 WW pA00YVIN=
500 .CO 2.4V.TW
Y.C W W .10 0 .T W 1
O M.T 8751 BH/8752BH
W W . C O M 1
W W. mA 4.5V
Y .C OM < 5.5V
< VIN
W
0Y. C IIH1 W Input Current
T Wto RST to.1Activate 00Y ResetM.TW W 500 pA 00VIN < (Vcc –.T
1 1.5V)
M . W O W . O M
.CO Icc .TWPower WW mA .10All .C
0Y.C M.TW
Supply Current: W
WW 0YOutputs M.T
00Y M
8031AH/8051 AH/8051AHP
W . 1 0
O
125
W .C O
O 8032AH/8052AH/8751 BH/8752BH .C 175 W mA Disconnected;
Y.C .TW 8751H/8751W
W 00Y .TW 250W mA .1m 00=YVcc M.TW
100 M
H-8
. 1 O M W O
.CCloO Pin Capacitance WW Y .C W 10 WW pF Y.C= 1 MHz.TW
Test0freq
0 Y .T W W 0 0 .T . 1 0 M
0
W.1 YNOTES: . C OM W W.1 Y.COM W WW 00Y.CO .TW
W W 0 0 . T W 1
00 Ports M
1. Capacitive
.T
loading on PortsO and 2 may
W.1 Y.COM
csuse spurious noise pulses to be superimposed on
W.pinswhenthesepins
the VOLS of ALE/PROG
.CO
M
W.1 and Y .C O 1 and 3. The noise is dueto externalbuscapacitance
W W 0
discharginginto the PortOandW
W W
Port2
0 0 Y the .TW
0 0 make 1-to-O transitionsduringbus
.T Woperations.In
. 1the
0 worst
M .T
cases(capacitiveloading > 100 pF), the
.noise
1 pulse on
M
W .1 ALE/PROG
O Mpin mayexceed0.8V.In suchcasesit W maybe O
desirableto
C qualifyALEwitha W
SchmittTrigger,or
W usean .C O
address
. C W Y . W W 0 Y W
W
.1
latchwith
Y a
02,0ALE/PROGreferstoM .TWa pin on the 8751BH.ALErefersto
Schmi~TriggerSTROBE input.
W
W . 100 a timingsignalthat
O M .T is outputon the W
ALE/PROG .10pin. O M.T
WW 3.0MaximumloL O .C W .C
1 0Y.C M
Understeadystate(non-transient)
per.T Wpin:
port WW10 mA
conditions, loL mustbe
. 1 00Y .TW follows: W W.100Y OM.TW
externallylimitedas
M
. WW .CO .TW
W MaximumloL O per 8-bitpori -
WW .100Y.C M.TW Porto: W26 mA .100Y WW .100Y.C M.TW
15 mAW O M W O
W Maximum
WW If .loL 0 Y.C
O Ports1, 2, and 3:
total toL for.T allW
outputpins: W71W mA 0 0 Y.C .T W WW .100Y.C M.TW
0 . 1 M
W 1 exceedsthe Mcondition,VOLmayexceedthe
test
.COconditions. WWrelatedspecification.
Y .CO Pinsare W WW 00Y.CO .T
not guaranteedto sinkcurrentgreater
W
WW than.the 10 0 Y
listedtest
M. T W W .1 0 0 .T
W.1 Y.COM
W C O W W . C OM W
WW .100Y. W Y W W 00 .
W O M.T
W
W .100 O M.T W W.1 Y.COM
WW .100Y .C
WW .100Y.C M.TW M .TW W
W .100 OM
W C O W W . C O W Y .C
WW .100Y . W Y W W 00
W O M.T
W
W .100 O M.T W W.1 Y.CO
WW .100Y .C
WW .100Y.C M.TW M.T
W W
W .100 O
W C O W W .C O W Y.C
W Y . W W 0 Y .T W W .1 0 0
W 00
W.1 Y.COM W
.T .10 M WW 00Y.C
W W WW 00Y.CO .TW W
W 00 .T W.1 Y.COM W .1
W W.1 Y.COM W W W WW 00Y.
W
W .100 O M.T
W
W .100 OM
.T
W W.1 Y
C W .C W
WW .100Y. M.T
W W .100
Y
M.T
W
W .100
W O W C O W
WW .100Y.C M.TW WW .100Y. M .TW W .100
O W O W
W
WW .100Y.C M.TW WW .100Y.C M.TW WW .10
O W O W
W
WW .100Y.C M.TW WW .100Y.C M.TW WW .1
W W . C O
W WW 00Y.CO .TW W WW
W 00 Y .T W
W.1 Y.COM W W.1 Y.COM W W
W W 0 .T W W 0 0 .T WW
0
W.1 Y.COM W .1 M WW
W W WW 00Y.CO .TW W
W 00 .T .1 M
8
W W.1 Y.COM W WW 00Y.CO .TW
W 0 .T W 1
. .TW Y
W . 1 00Y M
W
W . 100 OM
.T
W C O W .C W
W WW .100Y. M.T
W W .100
Y
M.T CONTROLLER
W O W C O
WW .100Y.
MCS@51
TW WW .100Y.C M.TW M .TW
W O W O
.TW EXPLANATION WW OF 0Y.CAC M
0THE .TW W W 0Y.C
L: ~level .10LOW, or ALEM.
TW
W . 1 O SYMBOLS W C O
.C WW .100Y . .TW
WW has .51characters.
P: PSEN
WEach timing symbol
M.T acter 00 Y M
The .TW
first char- Q: Output data
W O M
W O
.T W is always aW
W ‘T’ (stands 0 Y.C
0for TWfor
time). The other
. W signal .100Y.C M.TW
R: ~ W
characters, depending on . 1
their positions, Mstand T: Time
W O
OM the name of a signal WW Y
O of that
.Cstatus W V: Valid W
W 0 Y.C W
M.T
or the logical
W W
.Tsignal. The following is a W 0
10all the characters
list.of M .T W: WR signal .1 0
M
O what they stand for. W O and W
W a valid logic .level C O
.C .TW Z: FloatW W.100Y OM.TW
X: No longer
M .TW W . 1 00Y M
W O
CO
.
A:W
T
Address
WW .100Y.C M.TW For example, WW .100Y.C M.TW
OM D: Input Data WW 00Y.CO .TW
C: Clock
Y.C W W WW 00Y.CO .TW W
.T
W.1contents) OM TAVLL = Time from .1
WAddress ValidO toM ALE Low.
.C OMH: Logic level HIGH
W Y . C W TLLPL = Time W W from ALE Low 0 Y .CPSEN Low.
to W
M.T
1:Instruction (program memory
Y
M .TW W
W . 100 O M .T W .10
C O
0Y.C ACM
O CHARACTERISTICS
.TW WW (Under 0Y.C Conditions;
0Operating .TW Load Capacitance WW for Port . 0Y.
10O,ALE/PROG, M TW
.and
. 1
Wfor All Other Outputs M
O = 80 pF) W O
O = 100 pF; Load Capacitance
.CPSEN W WW .100Y.C M.TW WW .100Y.C M.TW
00Y .T
.C OM
W WW 00CHARACTERISTICSY .CO .TW W WW 00Y.CO .TW
Y EXTERNAL PROGRAM W MEMORY
.100 OM
.T W.1 12YMHz C O M W W.1
Oscillator 0Y.C
OM
0 0 . C
Y Symbol .TW Parameter W W
1 0 0 . Oscillator W
M .T Variable
W . 1 0 Units M .TW
W. 1 M W . Min O Max Min W Max
.C O
0 Y .CO Oscillator
1/TCLCL .T W Frequency WW .100Y.C M.TW 3.5 W
W
.
12.0 1 00Y MHz M.TW
0 O
W.1 TLHLL Y .CO ALE
M Pulse Width
W WW 127 0 Y.C
O
W2TCLCL–40 WW
W
0 0Y.Cns M.TW
0 .T W 0 .T .1
.10TAVLL OM Address Valid to ALE Low W.1 43 M TCLCL–40
WW TLLAX . C W W Y .CO .TW W WW 00Y.nsCO .TW
Y W 0
W
00
.1TLLIV O M.Low
Address T Hold after ALE Low
W .10
48
.C OM
TCLCL–35
W W.1 Y ns M
.CO .TW
W Y . C ALE
Wto Valid Instr In
W W 0 Y T W W 00
W 00 .TH 0 183 M. .1 ns OM
W.1 Y.COAll
8751
MOthers W.1 Y.233 C O 4TCLCL–W
W
150
.C
W W 0 0 .T W W W
. 10 0 M .T W W
4TCLCL– 100
.1 00nsY M.T
.1 ALE M
LOW to PSEN LOW W
58 O TCLCL–25 W ns C O
WW .100Y.
TLLPL
W
WW TPLPH .CO Pulse W WW .100Y.C M.TW .T
.1 00Y PSEN M .TWidth W O W .C OM
W O C
Y. 3TCLCL–35 W ns Y
WW
8751H 190 3TCLCL–60
WW .100Y.CAll Others .TW 215 .100 M .TW W .1ns00 M
W W
TPLIV PSEN. C O M
Low to Valid Instr In W W Y .C O
W W W W
0 Y .CO
W Y
00 8751H M.T W W 0 0 . T .1 0 M
W.1 Y All.C O W W.1 100 Y .C OM
W
3TCLCL– 150 W
W ns
0 Y .CO
W Others
TWPSEN W 125
00 .T 3TCLCL– W
125 ns
.10
W 00
TPXIXW.1 Input InstrO M.after W.1 Y.COM W O
W Y .C Hold
W
o
W W 0
0
.T W W W ns
0 0 Y.C
W 00 Instr FloatMafter .T PSEN 63 0 ns .1
W.1 YTCLCL–8
TCLCL–20
TPXIZ Input
W.1PSENYto.C O Valid 75WW . C OM WnsW 00Y.C
TPXAV W Address W 00 .T W W
W
TAVIV W.Address 100 to Valid .T
OMInstr In W.1 Y.COM W W W.1 Y.C
W . C W .T5TCLCL–1 50 ns W.100 W
W .
8751
1 0HY
0Others M .TW W 287 .100
W O M
W O 302 5TCLCL–1 15 nsW
WW20 .100Y.C M.TW 20
All
Yto.CAddress .Float Y
TPLAZ WW PSEN . 1 0 0
Low
M T W W ns
W .100
O W O
W
W
TRLRH W~ Pulse Width
0 Y.C .T W 400 WW .6TCLCL– 0 0Y.C 100 M.TW WW .100
ns
1 0
. Width OM 1 O W
TWLWH WR WPulse 400
WW 6TCLCL– Y.C100 5TCLCL– W 165 nsWW .10
TRLDV W ~ Low.1
W 0Y.C
to0Valid Data InM.T
W W252 . 1 0 0 M .T ns W
TRHDX WW Hold afterY ~.C
O
W o W WW 000Y.CO .TW ns WW
WData 0 ~
.1after0 M. T .1 M W.1
TRHDZ Data FloatW C O 97 WW .C O2TCLCL–70 ns W
W . Y 8TCLCL–1 W W
TLLDV WALE Low to.1 00YData In M.TW
Valid 517W
W .100 O M.T 50 ns W
-.. .. . . . ,, W . ,–,. , -—.— ,.–O
.Cm I .TW I DUDWIW .,. - .C nl-n, n,
Y I Y I ~LUL—.T103 W I rm
.ec -- WW
I AVUV
WW 10valla
I Aaaress 0 0 Y
Ua[a
.1 0 0 M
W W.1 Y.COM W WW 00Y.CO .TW W WW
W 00 .T W
W.1 Y.COM W W.1 Y.COM W
W W W 00 .T WW
W . 1 00 M .T . 1 M
WW O
WW
W .CO .TW 9
0Y.C W 00Y
WW .100Y.C M.TW WW .100Y. M .TW
W O W O
TW WW .100Y.C M.TW WW .100Y.C M.TW
W MCS@51 W W
CONTROLLER Y .CO .TW W WW 00Y.CO .TW
W 0 0 .1
M.T W W.1 Y.COM W WW 00Y.CO .TW
M
W W 00 .T W
M.T EXTERNAL W W.1 Y.C
PROGRAM OM
MEMORY CHARACTERISTICS W W.1 (Continued) Y .C OM
W
.TW W 00 .T W W 0 0 M.T
. 1 M cillator W.1 Variable
O
OM
M
.T W
Symbol W
WW ‘arame’er .1 0 0 Y.C
O
I---%#
OM 200
. T W Max WW .Min
W 1 0 0Y. C O
Oscillator

O M .TW Units
Max

W TLLWL ALE Low


W WW to RD or WR.C
0 0 Y Low
.T W 300
W W3TCLCL–50
1 0 0 Y.C3TCLCL+ .T50 W ns
.T . 1 M . M
CO
M TAVWL
W
Address
WW
to ~ or WR
Y
Low
.CO .TW
203
W WW 00Y.CO .TW ns
4TCLCL– 130
W 0
.C OM
.T TQVWX Data Valid
8751H W.
W
to WR
10 Transition
.I
C OM 13
W W W.1 Y.COM W ns
TCLCL–70
Y
M .TW W
All Others
W . 100
Y
O M 23.T W TCLCL–60
W .100 O M.T ns
O TQVWH Data Valid W to WR High Y.C WW 150 .C
0Y.C MTWHQX .TW Data Hold Wafter 1 00
433 W
M .T
7TCLCL–
. 100
Y
M .TWns
WR . O 33 TCLCL–50 W O ns
Y .CO TRLAZ W W WW Float 0 0 Y .C .T W I W W
1I0 0Y.C .T W I
0 0 .T RD Low to Address
. 1 M 20
W . 20
O M I ns
OM W O
WW .10TCLCL+ 0Y.C 50 M.T
0 0 Y.C TWHLH .T W RD8751H WWto ALE.High
or WR High
1 0 0Y.C 33 M.TW133 ns
W
1 M W O TCLCL–50 W C O
.CO .TW All Others WW .C43 .TW
123 WW .TCLCL+40
TCLCL–40 Y. nsTW
.1 00Y M . 1 00Y M W 100 O M .
W O W C O W .C
.CNOTE: .TW
W Y.
00o~eratesutI W W 00Y TW
or .the
.1 00Y 8751“The 8751H-8
M is identicalto theW8751Hbut
W . 1oscillators.
only
O Mto.T
8 MHz.Whencalculatingthe AC
W .1Characteristics
C O fM
W .CO .TW
H-8, use the 8751 H formula
WW .100Y.C M.TW
for variable
WW .100Y. .TW
.1 00Y M W O W O M
WW 00Y.CO .TW WW .100Y.C M.TW WW .100Y.C M.TW
.1 M W O W O
WW 00Y.CO .TW WW .100Y.C M.TW WW .100Y.C M.TW
W.1 OM W O W O
WW .100Y.C M.TW WW .100Y.C M.TW WW .100Y.C M.TW
W W .C O
W WW 00Y.CO .TW W WW 00Y.CO .TW
W 00 Y .T W .1 M
W.1 Y.COM W W W.1 Y.COM W WW 00Y.CO .TW
W W 00 .T W
W
W .100 O M.T W.1 Y.COM W W W.1 Y.COM W
.C W W 00 .T
WW .100Y M.T
W W .100 M.T W.1 Y.COM
W O W W .C O W
WW .100Y.C M.TW W .100
Y
M.T
W W
W .100 OM
.T
W O W C O W .C
WW .100Y.C M.TW WW .100Y. M .TW W .100
Y
M
W W .C O W W Y.C O
W W W W
0Y .CO
W 00 Y .T W W 0 0 .T .1 0 M
W.1 Y.COM W W W.1 Y.COM W WW 00Y.CO
W W
W
W .100 O M.T
W
W .100 OM
.T
W W.1 Y.CO
C W .C W
WW .100Y. M.T
W W .100
Y
M.T
W 00
W.1 Y.C
W O W .C O W
WW .100Y.C M.TW WW .100Y M .TW W .100
W O W
W
WW .100Y.C M.TW
O
WW .100Y.C M.TW WW .100Y.C
O W O W
W
WW .100Y.C M.TW WW .100Y.C M.TW WW .100Y
W W .C O
W WW 00Y.CO .TW W WW 00
W 00 Y .T W .1 M .1
W W.1 Y.COM W WW 00Y.CO .TW W WW 0
W 00 .T W .1
W.1 Y.COM W W W.1 Y.COM W WW
W W
W
W .100 O M.T
W
W .100 OM
.T
W W.1
C W .C W
WW .100Y. M.T
W W .100
Y
M.T
W
W
O W O
W
WW .100Y.C M.TW WW .100Y. C
.T W WW
M W
W W Y .C O
W W WW 00Y.CO .TW WW
W 0 0 . T . 1 M
W.1 Y.COM W WW 00Y.CO .TW
WW
10
0 0 .T W 1 M
.
WW .100Y.C M.TW W .1 00Y M.T
W
W O W C O
W WW .100Y.C M.TW WW .100Y. M .TW
W O W O
TW WW .100Y.C M.TW WW .100Y.C MCS@51 M .TWCONTROLLER
W O W O
.T W WW .100Y.C M.TW WW .100Y.C M.TW
M EXTERNAL PROGRAM CO READ CYCLEWW O
W W WW 00Y.MEMORY .T W W 1 0 0 Y.C .TW
M .T . 1 M W . O M
W w--- TLHLLO_
.T W WW .100Y.C \ M
ALE , .T
W WW .100Y.C M.TW
OM
W
W
WW .10-TAVLL+ CO ~ TW TPLPH /WWW \00Y.CO .TW
0Y.TLLPL-
.T . W.1 Y.COM W
OM
+ TLLIV
OM W W .C W W
.TW Y W .100 M.T
PSEN
W / .100 M .T
M W O W C O
CO
.TW WW .100TLLAX Y.C .TW WW .100Y. M .TW
M W O M W O
Y.C
O
.T W PORTO WW .100Y.C M.TW WW .100Y.C M.TW
. C OM
W WW 00Y.CO .TW W WW 00Y.CO .TW
Y W
xW.1 Y.CAO
1
0 .T PORT 2 M x WWWA8.-A15 1 M
. C OM W O-A15
W 0Y .CO .TW
00Y W W .100 .T 0
M.T W.1 Y.COM W
272318-5

CO W W . C OM W
Y. W Y W W 00 .T
100 O M.T
W
W .100 O M.T W W.1 Y.COM W
.C WW READ .C
YCYCLE .TW
00Y EXTERNAL .TWDATA MEMORY .100 M
W .100 O M.T
W.1 Y.COM W W O W W . C
00 .T WW .100Y.C M.TW W .100
Y
M.T
W
.1 ALE
M W O \ W C O
.CO +TLHLL+ WW .100Y.
/
W
WW .100Y.C M.TW .TW
Y

.1 00Y M .TW W O
TWHLH
W O M
WW 00Y.PSEN CO
. T W WW .100Y.C M.TW WW .100Y.C M.TW
.1 M W~ CO –— TW W O
WW 00Y.CO .TW — WW .100Y.C M.TW
‘LLOv
TLLWL W
W 0 0Y.TRLRH .
Wb . 1 OM i ‘ O
W.1 m
OM Y.C
W
WW .100Y.C M.TW
WW .100Y.C M.TW_TLLAX WW —TRLDV4 W
+ TAVLL +
0 0 .T
W .C O W W.1 Y.COTRHOX+ M
W WW 00Y.CO .TW
W Y W W 0 0 OATA IN . T W .1
W 00
PORTO .T FROM RI OR OPL
AO-A7
W.1 Y.COM W M
W W.1 Y.CO.M W W W WW 00Y.CO .T
W
W .100
.
O M.T
TAVOVW
W .100b OM x
.T
W W.1 Y.COM
.C W FROMDPH .C W
WW .100Y x r M.TW
PORT2 P2.O-P2.7 OR A8-A15
W .100
Y
M.T
W
A8-A15 FROMPCH
00
W O W .C O W W.1 Y.COM
272318-6

WW .100Y.C M.TW WW .100Y M.T


W W .100
W O W C O W W .COM
W . C W Y . W W 0 Y
WEXTERNAL Y
.100 DATA .TW WRITEWCYCLE
MEMORY
M W .100 O M.T W.1 Y.CO
0
W O W . C W
WW .100Y.C M.TW W .100
Y
M.T
W W
W .100
W O
W
ALE
WW .10TLHLL— 0Y.C M.TW
\O ,
WW .100Y. C
.TW\ W / .100Y.C
W
W M
OTWHLH W
W WW 00Y.CO .TW WW .100Y.C M.TW WW .100Y.C
W.1 OM WW 00* Y.CO .TW WW 00Y
m
/

WW .100Y.C M.
‘TLLwL~TwLwH T W W .1
W
W.1
W C O W W .C OM W
WT W TAVLLY. W Y W W 00
W .100 +TLLAXOM.TTQVWX k
W .110‘0 TWHQXOM.T W.1
1W
WW .100Y.C 7t=-
W AO-A7
.C
II
O M .TW I TQVWH

OATAOUT W
W
WW .: 10r0Y
W 1

xx
.C
.C O M .TW
W
W W
W W.1
0
PORTO
WW .100Y W Y AO-A7 FROMFCL
W
W .100 M.T
FROM RIOR OPL M
M.T .1
W W .C O
W W W Y . CO
W W WW
00Y W 100 A8-A15 .T
I
Wx .T W.
PORT2
W W.1 YP2.O-P2.7 .C OMOR A8-A15 FROMOPH WW. x Y.C OMFROMPCH
W W W
W W .100 .T 272318-7
W .100 O M.T W OM W
W
WW .100Y. C
.T W W W 0 0 Y .C
.T W WW
W. 1 OM
W OM WW
WW .100Y.C M.TW WW .100Y.C M.TW
W O
WW
W .CO .TW 11
WW 0Y.C .TW 00Y
.
WW .100Y. M .TW W . 1 00Y M.T
W O W .C O
TW WW .100Y.C M.TW WW .100Y M .TW
W O W O
WW .100Y.C M.TW
M=” 51 CONTROLLER
.TW WW .100Y.C M.TW
W WW 00Y.CO .TW W WW 00Y.CO .TW
W .1
M.T SERIAL PORTWTIMING—SHIFT
W
.1
.C OM W= W Y .CO .TW
M
W Test Conditions:
W Over
00 Y
ODeratina Conditions:
.T WLoad W
Capacitance 80 rJF 0 0
M.T W.1 Y.COM W W W.1 VariableOscillator
.CO
M
.TWSymbol W W
W
100
Parameter
M
12 MHz Oscillator
.T Min W 0
.1Min 0 Y .TW Unite
MMax
M . O Max W C O
O W .C WW 12TCLCL Y. .TW ps
M .TW TXLXL Serial WPort Clock . 1 00YTime M.TW1.0
Cycle W . 100 OM
WW O
CO
.T W
TQVXH Output WData Setup to 0 Y.CRising .TW
0Clock 700 WW 1OTCLCL– . 1 0Y.C M.TW ns
0133
M . 1 M W O
.CO .TW Edge
W WW 00Y.CO .TW WW .100Y.C M.TW
OM TXHQX Output Data Hold .1 Clock OM 50
Wafter WW 1700Y.CO .TWns
2TCLCL–1
Y.C W Rising W
Edge W 0 Y .C .T W W
.T
OMTXHDX Input Data HoldWafter
1
W.Clock
0
.C OM o W W.1 Y.COM W
.C Rising W 0 ns
0Y M .TW Edge W W.100Y OM.T W
W .100 O M.T
.CO TXHDV WW .110TCLCL– .C
00Y .TWClock Rising W
W
Edge to Input10
. 0Y.C M.TW 700
Data 00Y M
133 .TnsW
M W O W O
0 Y.C
O
.T W
Valid
WW .100Y.C M.TW WW .100Y.C M.TW
1 0 W O
OM
.C;HI17REGISTER WW 00Y.CO .TW WW .100Y.C M.TW
0 0 Y .T W W
MODETIMINGWAVEFORMS .1 M
W.1 Y.COM W WW 00Y.CO .TW W WW 00Y.CO .TW
0 0 W
.T I O I 1 I W2 .1 I 3 OI M 4 I 5 I 6 IW.17 I C8 OM
W.1 Y.COMALE W
INSTRUCTION I
Wn n 0n .C W Y . .TW
.1 00 M .T n n n n
W . 1 0 Y n nM n
.T W n n n W n nW .1n0 0 n n O I
M
W O
WW 00Y.CO .TW WW .100Y.C M.TW
I-TXLXL-7 WW .100Y.C M.TW
.1 M W O W O
WW 00Y.CO .TW WW .100Y.C M.TW WW .100Y.C M.TW
CLOCK

W.1 Y.C OM WI-TXHQX


1)( WW
WI
2 0Y
.CO3 x .TW W W6W 007Y.CO .TW
WW .1OUTPUT 0 OATA
M. T W o 1
0 4 5
W.1 Y+/.COM W
0 W.1 Y.COM W
x x x x
W , . CO W W
WW .1INPUT 00YDATA M.TW W
W . 100 O M .T W
W .100SET TI OM.T
W
WW ~ .100Y.C M.TW
O
WW .100Y.C M.TW WW .1004Y.C M.T
W W .C O
W WW 00Y.CO .TW W WW SET00RIY.CO .
Y W
W .100 M.T .1 W.1 Y.COM
272318-8

W O W O M W
.C W .C W
W W
.100
Y
M.T
W W .10 0 Y
M. T W .100 M
W W .C O W W Y .C O
W W W W
0Y .CO
Y W W .100 .T 0
W
W .100 O M.T W .C OM W W.1 Y.CO
C W W
WW .100Y. M.T
W W .100
Y
M.T
W
W .100 O
W O W C O W Y.C
WW .100Y.C M.TW WW .100Y. M .T W W .1 0 0
W W .C O
W WW 00Y.CO .TW W WW 00Y.C
W 00 Y .T W .1
W.1 Y.COM W W W.1 Y.COM W WW 00Y.
W W 00 .T W
W
W .100 O M.T W.1 Y.COM W W W.1 Y
.C W W 00
WW .100Y M.T
W W .100 M.T W.1
W O W W .C O W
WW .100Y.C M.TW W .100
Y
M.T
W W
W .100
W O W C O W
WW .100Y.C M.TW WW .100Y. .TW W 0
W O W . C O M W W.1
C W W
WW .100Y. M.T
W W .100
Y
M.T
W
W.1
W C O W W .C O W
W . W Y W W
W .100
Y
O M.T
W
W .100 OM
.T W
W
WW .100Y. C
.T W W W 0 0 Y .C
.T W WW
M W. 1 OM W
W WW 00Y.CO .TW WW .100Y.C M.TW WW
12 W.1 Y.COM W W .CO .TW
W W 0 T WW 00Y
WW .100Y.C M.TW WW .100Y. M .TW
W O W O
W WW .100Y.C M.TW WW .100Y.C M.TW
WW 00Y.CO .TW W WW 00Y.COMCS@51 WCONTROLLER
T W W
W .1 O M W .1 O M.T
W WW .100Y.C M.TW WW .100Y.C M.TW
M.T EXTERNAL CLOCK
WW 00DRIVE .CO .TW WW 00Y.CO .TW
W W Y W .1Min
M.T M Units 1
Symbol
W W.1 Y.COParameter M
W WW 00Y.CO .TW
Max
.T W 1/TCLCL W 0 0
Oscillator Frequency .T(except 8751H-8) W .1
3.5 12M MHz
OM W W.18751H-8 Y .C OM
W W W3.5
0 Y .CO8 .TW MHz
.TW TCHCX W W 0 .T W 10
OM High.10Time OM W W 20. M
.CO .TWns
W W W 0 Y .C T W W 0 0 Y
M.T TCLCX 0 . 20 .1 M
W 1 Y.COM W
Low.Time ns
CO ITWTCLCH W W W W
0Y . CO T W
W
I Rise Time
.100 .T I I0 I .
W.1 Y
20 ns I
O M. TCHCL W C OM W .C OM
Y.C W WFall Time Y . W W 00 20
.T W
ns

O M.T
W
W .100 O M.T W W.1 Y.COM W
W .C
0Y.C EXTERNAL
M.T
W CLOCK W DRIVE WAVEFORM .100
Y
M.T
W W
W .100 O M.T
O W O .C
.C .TW WW .100Y.C M.TW WW .100Y M.T
W
00Y M W O W C O
Y.C
O —WW
.C TCLCH.T_ W — WW Y. W
100 M .TW TCHCX —
. 10a0Y M

W .1~ 00TCliCL OM.T
W O
O
WW .100Y.C M.TW WW .100Y.C M.TW
2.5 t A
Y.C
t 2.5
0 0 . T W
W.1 Y.COM W W O
W WW 00Y.CO .TW WW .100Y.C M.TW
0 0 .T 1
. -— TCLCXM
W.1 Y.COM W WW 0+ 0Y.CO .TCLCL

W W WW 00Y.CO .TW
W T
.10 0 M. T .1 W.1 Y.COM W
w
W C O W W .C OM W
W Y. W Y W W .100272318-9 OM.T
W .100 O M.T
W
W .100 O M.T W W .C
Y.C WW .100Y. C TW W 00Y W
W
.1 00 M . T W
W O M . W .1 O M.T
W O WW .100Y .C
WW .100Y.C M.TW
AC TESTING INPUT, OUTPUT WAVEFORM
WW .100Y.C M.TW M .TW
W O W O
W
WW .100Y.C M.TW
2.4 O 2.0
WW .100Y.C M.TW
2.0 WW .100Y.C M.TW
W W . C O ><
W
TEST POINTS
WW 00Y.CO .TW W WW 00Y.CO .T
W 00 Y .T W .1 M
W.1 Y.COM W
0.s 0.8

W.1 Y.COM W WW 00Y.CO


0.45

W W 0 W
.Tat 2.4V for a Logic “1”W .T
272318-10
W 100 Inputs areOdriven
for .a Logic “O”. Timing
AC Testing:
W M and 0.45V
measurements ara made at 2.OV for aW
.10
.C OM W W.1 Y.COM
. C W W
W
W Logic .“1”10and .TW
0Y0.8V for a Logic“O”. W . 100
Y
M .T W .100 M
W W .C O M W W Y .C O
W W W W
0 Y.CO
W 00 Y .T W W 0 0 .T .1 0
W.1 Y.COM W W W.1 Y.COM W WW 00Y.CO
W W
W
W .100 O M.T
W
W .100 OM
.T
W W.1 Y.C
C W .C W
WW .100Y. M.T
W W .100
Y
M.T
W 00
W.1 Y.C
W O W .C O W
WW .100Y.C M.TW WW .100Y M .TW W .100
O W O W
W
WW .100Y.C M.TW WW .100Y.C M.TW WW .100Y
O W O W
W
WW .100Y.C M.TW WW .100Y.C M.TW WW .100
W W . C O
W WW 00Y.CO .TW W WW 0
W 00 Y .T W .1 M .1
W W.1 Y.COM W WW 00Y.CO .TW W WW
W 00 .T W .1
W.1 Y.COM W W W.1 Y.COM W WW
W W
W
W .100 O M.T
W
W .100 OM
.T
WW
.
W Y .C W W W 0 Y .C T W W
W 00 .T 0 .
W.1 Y.COM W W W.1 Y.COM W WW
W W 0 .T W 0 0 . T W
0
W.1 Y.COM W .1 M
W W WW 00Y.CO .TW WW
W .1 00 M .T W . 1 O M
WW
W .CO .TW WW Y.C W
00Y 100 M.T
.
WW .100Y. M .TW W . 1 00Y M.T
W O W .C O
TW WW .100Y.C M.TW WW .100Y M .TW
W O W O
.TW
MCS@51W
W
CONTROLLER
00Y
.C .TW WW .100Y.C M.TW
. 1 M
W WW 00Y.CO .TW W WW 00Y.CO .TW
W .1
M.T EPROM CHARACTERISTICS
W W.1 Y.COM W WW 00Y.CO .TW
M
W W 00 .T W
M.T W.1 Y.CTable3. OM EPROMProgramming W W.1 Y.COM W
Modea
W W W P2.7 00 P2.6 .T
M .TW Mode W
W
RST
. 100
PSEN
O M .T ALE m
W .1
C O MP2.5 P2.4
O WW0 .100Y .
W Verify WW 1 .100Y.C
1 0 o* VPP 1 0 x x
.T
Program
.T W M .TW x
M 0 M 1 1 W 0
.CO x .TW x
x
CO W Security Set WW 1
W
0 Y 0.
CO o*TW VPP WW 1 0 1Y
0
M. T 0 . W. 1 M
.CO .NOTE: W W.1 Y.COM W W*0.5V 0 Y .CO .TW
T
“1” W = logichighfor W
that pin 0 0 . T “VPP” = W
+21V
.1ms0 M
OM “X” “O” = logiclowfor that pin W.1 OM *ALEis pulsedlowfor
W W50 .CO .TW
.C W Y .C W W 0 Y
Y .TW = “don’t care” W 00
W.1 Y.COM WNote that the ~/VPP
.T 0
W.1 Y.COM W
.C OM W W
W .100VPP level .T to go
pin must not be allowed
0Y M .TW
PROGRAMMING WTHE 8751H
W . 100 O M .T above the maximum W
specified O M
of 21.5V for
.CO be.T Wmust be 0running 0Y.Cwith M a .TW
WEven a narrow Y.C above W
00Y 4ToM W
programmed, theW part
. 1
any amount of W
voltage Ievei
time.
can cause W . 100 glitch
permanent O
damageM .Tthat
to the
C O to 6 MHz oscillator. (The W
reason
Winternal
the O
oscillator
.Cbeing W should Y .C W
Y . needs to W
be running is W
that the 0
bus Y is .T W
device.
0 to appro- M and free of glitches. W.1 The VPPW source 0 0 be well regulated .T
100 used M to
T
.transfer address and programW . 1data O C O M
.CO internal Wregisters.) TheWaddress W of an Y.C
0EPROM .TW WW .100Y. .TW
.1 00Y priate M .Tbe . 1 0Port M W O M
W location
COP2.O-P2.3
Y.pins
to programmed
Wof Port 2, while
is
WtheWW
applied to
0Y
1
CO Program
and
to. be TW Verification WW .100Y.C M.TW
0 0 . T code byte
. 1 0 M . O
W.1 Y OMPorlinto
programmed
.Cother 2W
that location is applied
WWandto~/Vpp Port O. O If the Security Bit has not W
0 Y.C chip.T W MemoryW
W
been programmed,
0 0Yfor.Cverifica-
the on-
.TW
0 0 The
.T pins, and RST, WPSEN, . 1 0 M Program can be .1
read out M
.1 should Obe M held at the “Program” levels W indicated in Otion purposes, if desired, either W
W during00orYafter O
.C the TW
WW 00Table Y.C3. ALE/PROG .T W is pulsed low Wfor W50 ms to0pro-
1 0Y.C programming .TW operation. W The address . 1of the ProgramM.
1
. gram theOcode M byte into the addressed .
W lo-Y.CO M W to Port .C O
WW 0cation. Y .C W W WEPROM 0
Memory location
.T W to be read is
W Wappiied 0 0 Y 1 and
.TW
1 0 The setup
.T is shown in Figure 5.
. 1 0 pins M P2.O-P2.3. The other pins should.1 be held at the O M
. M O W
W Normally .C~~isO WW just00Y.C“Verify” Ieveis indicated in Tabie
TWlocation will W
W3. The contents .Cof
00YO. Ex- .TW
WW .before 1 00YALE/PROG .T Wheld at a logicW highflntil
. 1 M
the addressed . come out on
W .1 Port O M
W OM is to be pulsed. Then W W is Yternal
EA/Vpp
.CO pullups Y.C
WO for this00opera- W
to.C
are required onW Port
WW raised 0 0 Y +21 V, ALE/PROG
. T W is pulsed, W and then . 1 0 0 tion. M .TW .1 O M.T
. 1 M W O W
W O WW6, is the 0Y.C M.T
~/Vpp is returned to a logic high. Waveforms and
WW detailed Y.C specifications
0timing .TW are shownW
W
in later sec- 00The Y.Csetup, which .TWis shown in Figure . 10same
. 1 0 M . 1 O M W O
W
tions of this dataOsheet.
W Y . C W W WW 0as 0 Y .Cprogramming
for
. T W the EPROM except
W Wthat pin0P2.7 0 Y.C .
logic low, or may be used as an.1
W
W .100 O M.T W W .1 isIowheld
. C
at a M
O W W active- Y.COM
WW .100Y.C M.TW +5V W
read strobe W
.100
Y
M.T
W .100 M
W W . C O W W Y . C O
W W W W
0Y .CO
W Y
.100A&b? O .TW Vcc W .100 OM
.T +5V
W.1 Y.CO
0
W p?M W . C W
C W W
WW .100Y. .TW Y W .100
AOOR
W .100 M.T
?
—FFH
M w PGM DATA
W O Vcc
W O
W O W Y.C
P2.0–
W . C
WW a .100Y.C 8751H Y W W 0
U–All mu
P2.3
.T W W .1 0 0 M .T w + DATA
.1 0
OM WW 00Y.CO .TW WW 00Y.C
—FFH (USE 10K

‘=’’-”TCAREJ=E
‘LEl=$=-
W W Y . C W W
PULLUPS]
W 00 .T W .1
W.1 Y.COM W W.1 Y.COM W WW 00Y.
W51H

W W W~ . ,,W,, CARE,. x -
00
~~b
.T W
W Vlli 00 P2.7
M.T W.1 Y.COM W W.1 Y

U
X-9 P2.5 ALE

W .1 O W VIL d P2.S VIH


W
WW .100Y
XTAU
.C 5 F&vPP
W W 00
M.T
W .100 M.T W.1
ENAS4E . P2 7 G
4-SUN* n
W O W W .C O
XTAU
W
WW .100Y.C M.TW Y W W .100
XTAL1 RST VIH1 J-
W .100 M.T
4-6 MHZm RST h VIH1

W
Vss PSEN
O W O
XTAL1
C W W
WW .100Y.C M.TW WW .100Y. .TW W 0
W.1
. . Vss PSEN

W O W O M W
C 27231 a-1 I
W . C W
WW .100Y.Configuration
.
W Y W
Figure5. Programming W O M.T
W
W .100 O M.T 27231S-12 W W.1
W Y .C W W
W Figure6. 0 Y .C W W
.10Program .T
W .100 O M.T W
Verification
OM W
WW .100Y.
W C
.T W W W 0 0 Y .C
.T W WW
W. 1 OM W
W OM WW
WW .100Y.C M.TW WW .100Y.C M.TW
14 W O
WW
W .CO .TW
WW 0Y.C TW 00Y
.
WW .100Y.C M.TW W . 1 00Y M.T
W
W O W C O
W WW .100Y.C M.TW WW .100Y. M .TW
W O W O
TW WW .100Y.C M.TW WW .100Y.C MCS@51 M .TW CONTROLLER
W O
WW 00Y.CO .TW WW .100Y.C M.TW
.TW EPROM W . 1 M
W
Security
WW 00Y.CO .TW W WW 00Y.CO + .TW 5V
W X = OGN’T CARE”
T
M. The security feature W.1 electrical
consists of a ‘locking”
.C O M bit which W W.1 Y.COf M o
W
W .TW
Y W .PI100 M.T
when programmed denies access by any
M .TW W
external means to theWon-chip . 100 Program O M Memory. W
Vcc
O
O
W bitand
The WW areas the
is programmed shown0Y.inCas Figure 7.TThe W WW .100Y.C M.TW

‘-
.T . 10 M .
WW 00Y.CO .TW
m x
OM EPROM programming,Wexcept
setup procedure W that Y same
.CO
for normal
aW
P2.0-
W
W W
T high, Porl O,Port 1 and pins 0 P2.6
10 P2.O–P2.3
is held at
.T X P2.3
.1 M
M.logic W.should M be 8751H

CO in Tany W W Y .C Omay
W W WW 00Y.CO .TW
state. The other W in Tablepins
00 be held at the
.T P2.4 ALE ALE/PROO
.
OM“Security” levels indicated W.1 3. Y.COM W P2.5
W W.1 Y.COM W
50 ma PULSE TO GND

.C W {:
Y
M
Once .TtheW W
Security Bit has been W . 100
programmed, O M
it can
.T VIM
P2.6 W
W .100 O M.T
O WW .100Y. C
WW of the.10Program 0Y.C Mem-M.TW .TW
P2,7
Y.C be cleared
fi + EAYPP

M .TWonly by full erasure


O
XTAU
W O M
OMemory can not be read out,WtheWdevice can
ory. While it is programmed, the internal Program
WW .100Y.C M.TW
0Y.C further 0Y.C not be .TW m RST — WH1

. T W W . 1 0 M
OM WW 00Y.CO .TW
XTAL1

.CO .TW
programmed, and it cannot W executeout of
Y . C W
externalprogrammemory. W W
Erasing the 0EPROM, Y Vss W
PSEN
00 thus clearing
O M.T the Security Bit, restores 0
W.1the device’s . C OM * W W.71* Y.COM W
. C W W
100
Y full functionality.
M.T
W It can then W
be reprogrammed.
W .100
Y
O M.T
W
W .100 272318-13 O M.T
O WW the.1SecurityBit .C
.C .TW
00YErasureMCharacteristics WW .100Y.C M.TFigure7. W Programming 00Y M.T
W
.1 O W O W .C O
W
0 Y.C .T W WW .100Y.C TheMrecommended .TW WWprocedure
erasure . 1 00isYexposureM.TW
1 0 W .CO .TW
W. device Erasure
. C OM to light with wavelengths
of the
is exposed W
EPROM begins to
WW shorter
occur when the
Y .COto ultraviolet light (at 2537 Angstroms)
W W W to anY
0 integrat-
Y
0 approximately W .10 0 .T .1 0
W .10than O M.T 4,000 Angstroms. Since W sunlight
C
ed
O
dose of at least 15 W-sec/cm2.
M to an ultraviolet lampWofW12,000 Exposing
.C
the M
O
W and Y
0 .C
fluorescent W
lighting
.T have wavelengthsW W 0
. EPROM
in this0Y rating for.T W Wat a distance. 1 0 0of about M.TW
Y
pW/cm2
0 exposureMto these light sources overW an.1ex-
20 to 30 minutes,
W.1tended
range,
O 1C OMshould be sufficient. WW Y.C
O
W
3 years in 0Y.
inch,
.C orW W W 0
W W
.1 0 0 Y time (about 1 week
M
W in sunlight,W
.T lighting) could cause inadver- W . 1 0
O M .T
W . 1 0
O M.T
room-level
W erasure. fluorescent
.CIfOan application C leavesTthe W1‘s state..100Y.
array in an all W C
WW device to 00Y.
Erasure
WW tent 00Y
this.1type M .itTisWsuggested
subjects the
. 1 M . W W OM
.T
W of exposure,
O that an opaqueW C O W .C
WW label.1be00placed Y.C over the.Twindow. W WW .100Y. M .TW W .100
Y
M.T
O M W O W .C O
W
WW .100Y.C M.TW WW .100Y.C M.TW WW .100Y M
EPROM
W W PROGRAMMING
.C O AND VERIFICATION
W W Y . C O
CHARACTERISTICS
W W W W
0 Y .CO
Y W W 00 .T 0
W TA = 21°C
W .10to0 27”C; VCC O M=.T5V + 10%; VSS = OV W.1 Y . C OM W W.1 Y.COM
. C W W
WW .100Y Symbol
M.T
WParameter W
W
Min
.10020.5 OM.T 21.5
Max W Unita
v W
.100 O
W O C WmA .100Y.C
W
VPP Programming Supply Voltage
.C Programming W Y . W30
WW IPP 00 Y .T W Supply CurrentW .1 0 0 M .T
W W.1 Y.COscillator OM Frequency
W WW 040Y.CO .TW W WW 00Y.C
W 1/TCLCL
00 .T W .1 M
6 MHz
.1
TAVGL
W W.1 Y.Address C OMSetup to PROG Low WW46TCLCL
W 0 Y .CO .TW W WW 00Y.C
W
WTGHAX .100 AddressM
W O
.T after PROG
Hold
W .10
48TCLCL
. C OM W W.1 Y
. C W W
TDVGL
W W 00Y
Data Setup to
.TWPROG Low W 48TCLCL
. 100
Y
M .T W .100
TGHDX W.1 O M W O W
WW .100P2.7
Data Hold after~
Y.C(ENABLE).THigh W to VPP WW48TCLCL
48TCLCL
00Y
.C .TW WW .100
. 1 M WW 0
TEHSH M
TSHGL W
W VPPYSetup .COto PROG W Low W WW 10 0 Y .CO .TW ps W
TGHSL
W
W .1VPP 0
0 Hold afterMPROG
O
.T
W
10
.1 0
. C OM ps W W.1
Y. C W
W 45 .100Y 55 M.TW ms W
TGLGH WW .PROG 100 WidthOM.T
W
W.1
W C W W .C O W
TAVQV WW Address Y .
to Data Valid W W 00 Y 48TCLCL .T W W
TELQV W .100 Low toOData
ENABLE M.TValid W W.1 48TCLCL .C OM WW
W Y .C W W 0 0 Y .T W W
TEHQZ W 00 after ENABLE .T W.1 48TCLCL OM
W.1 Y.COM W W
Data Float o
W W 0 .T W W 0 0 Y .C
.T W WW
0
W.1 Y.COM W .1 M
W W WW 00Y.CO .TW WW
W 0 0 . T .1 M
W.1 Y.COM W W Y.C
O 15
WW 0 .T WW 100 .TW
.
WW .100Y. M .TW W . 1 00Y M.T
W O W .C O
TW WW .100Y.C M.TW WW .100Y M .TW
W O W O
.TW
MCS” 51W
W
CONTROLLER
00Y
.C .TW WW .100Y.C M.TW
. 1 M
W WW 00Y.CO .TW W WW 00Y.CO .TW
W .1
M.T GI-” ”nl r“””
W W.1 Y.COM W
”mrnmrlmn. w I-8. ” ,Lrl.. .“4-s . m“..
WW 00Y.CO .TW
..-. b. “..8.,”
M
W W 00 .T W
M.T W.1 YPROGRAMMING.C OM W W.1 VERIFICATION
Y .CO .TW
M
W W W 0
.TW W
P1.O-PI.7 00
W.1$ Y.COM JW
.T ( W
.10ADDRESS OM
OM P3,0-P3,3
W W W 0Y.C M.TW
.T W W . 1 00 M . T . 1 0
CO
M
W WW 00Y.CO .TW —
W WW 00Y.CO .TW
W
O M. T
W .1
.C OM W W.1 Y.COM W
.C W
W PORTO W { , .100DATAIN Y W W 00 .T
O M.T W O M.T W W.1 Y.COM W
Y.C W — 00Y .C W
M.T
W WTOVGL
W .1

O M.T
—TGHOX W
W .100 O M.T
O WW .100Y .C
0Y.C M.TWkLE/PROG TAVGL WW .100Y.C —
M
TGHAXW
.T M.T
W
W O W O
.CO .TW WW \ .~100Y‘.C M.TW WW .100Y.C M.TW
00Y
. C OM
W TSHGL — W
W — —Y.COTGHSL W
W WW 00Y.CO .TW
Y W 0 0 .T .1
100 .T M
TGLGH

.C OM W W21V.1* .5V Y.COM W WW 00Y.CO .TW


Y W r
W 0 .T W
00 .T
W.1 Y.COM Fi.vPPW m HIGH
0
W.1 Y\ .COM W TTLW
W.1 TTL HIGH Y .CO .TW
M
W W 00 .T W HIGH
0 0
00
W.1 Y.COM W TSHSN
.T W.1 Y.COM W W W.1 Y.COM W
W
.100 M.T —
W
W .100 O
T
M.TELOV
W
W .100 OM
.T
W O C W .C W
W 00Y
.C .TW WW .100Y. M .TW W .100
Y
M.T
.1 M
P3.7
W O W .C O
WW 00Y.CO(ENABLE).T1W ‘ WW .100Y.C M.TW
\
WW .100Y M .TW
.1 M O W O
W O WW .C For verificationconditionssee W 272318-14.C
Y .TW
WW .100Y.C ForMprogrammingconditionssee
.TW WFigure 5.
. 1 00Y M .TW W
Figure 6.
W .100 O M
W O
W
WW .100Y.C M.TW
O
WW .100Y.C M.TW WW .100Y.C M.TW
W O W O
W
WW .100Y.C M.TW
O
WW .100Y.C M.TW WW .100Y.C M.T
W W .C O
W WW 00Y.CO .TW W WW 00Y.CO .
W 00 Y .T W .1 M .1 M
W W.1 Y.COM W WW 00Y.CO .TW W WW 00Y.CO
W 00 .T W .1 M
W.1 Y.COM W W W.1 Y.COM W WW 00Y.CO
W W
W
W .100 O M.T
W
W .100 OM
.T
W W.1 Y.CO
C W .C W
WW .100Y. M.T
W W .100
Y
M.T
W
W .100 O
W O W C O W Y.C
WW .100Y.C M.TW WW .100Y. M .T W W .1 0 0
W W .C O
W WW 00Y.CO .TW W WW 00Y.C
W 00 Y .T W .1
W.1 Y.COM W W W.1 Y.COM W WW 00Y.
W W 00 .T W
W
W .100 O M.T W.1 Y.COM W W W.1 Y
.C W W 00
WW .100Y M.T
W W .100 M.T W.1
W O W W .C O W
WW .100Y.C M.TW W .100
Y
M.T
W W
W .100
W O W C O W
WW .100Y.C M.TW WW .100Y. .TW W 0
W O W . C O M W W.1
C W W
WW .100Y. M.T
W W .100
Y
M.T
W
W.1
W C O W W .C O W
W . W Y W W
W .100
Y
O M.T
W
W .100 OM
.T W
W
WW .100Y. C
.T W W W 00 Y .C
.T W WW
W. 1 OM W
W OM WW
WW .100Y.C M.TW WW .100Y.C M.TW
16 W O
WW
W .CO .TW
WW 0Y.C TW 00Y
W O
WW .100Y.C M.TW WW .100Y.C M.TW
W WW 00Y.CO .TW W WW 00Y.CO .TW
W
T
W.1 Y.COM W W W.1 Y.COM W
.TW inlA W W
W .100 O M.T
W
W W .100
.C
MCS”
O M.T51 CONTROLLER
W WW .100Y.C M.TW W .100
Y
M.T
W
M.T W O W C O
. at a logic
W Programming WW the .8751BH/8752BH
00Y
.C .TW WW
Normally ~&is Yheld
100is to be O
Whigh~/Vpp
.TThen
until just
M.T To be programmed, W W 1
the 875XBH . C must
M before
O be running raised toWVpp, ALE/PROG
ALE/PROG
W .
Y
M
pulsed.
.C is pulsed W
low, and then
is

.TWwith a 4 to 6 MHz W oscillator. Y


0 reasonM .T W W 0
0 valid high .T
OM tor needs to be running
0(The
W.1is that Y .C O the oscilla-
~/Vpp is returned
age on theW W.1 topinamust Y .C O Mvoltage.
W
The volt-
W used to transfer W
W address
the
00and program
internal busW is
.T to high level
~/Vpp
W before .a1verify be at the valid
00 is attempted.
EA/Vpp
.T Waveforms
M .Tbeing . 1
W TheY.address M data
O of an and detailedW W O M
CO .C are shown
appropriate internal W
0 Cis applied 00Y .TW in later
registers.) timing specifications
.T W location W
EPROM .
to be programmed 1 0 M .TtoW sections W of this data.1 sheet.
O M
M Porl 1 and pins P2.O- W Wof Port 2,Ywhile .COthe code W Y.C
.CO byte .T W W P2.4 0 0 .T W Note that the WW . 1 0 0must not beM .TWto go
M to be programmed into that . 1
Wand 3 pins,location is
O M
applied ~/Vpp
W pin
O allowed
O Y.Cand RST,.TWamount WW specified .CVpp level.TforWany
Y.C toPSEN, .T W WWbe
Port O. The other Port
and ~/Vpp should
2
held. 1 at0the “Program”
0 M
above the maximum
of time. Even a narrow .1 00Yglitch aboveM that volt-
OM W C O low age level can cause W W .C O to theW
.C levels indicated in Table 1.W ALE/PROG .
isYpulsed W permanentYdamage de-
0Y .TW the codeWbvte W
to croaram
M into.10 0 addressed
the
O M .T vice. The VppW source should
W .100be well regulatedO M.T and
.COEPROfl.Tlocation.
W The setu’pW
W is shown .C 8. .Tfree
in Figure
00Y W of glitches. WW .100Y.C M.TW
00Y . 1 M
.C O M
W WW 00Y.CO .TW W WW 00Y.CO .TW
Y W .1
100 OM
.T W.1 Y.COM W
+5V

WW 00Y.CO .TW
M
Y . C W W W 0 .T W
00 .T 0
W.1 Y.COM W
Vcc
.1 M
W.1 Y.COM W W Po
W WW 00Y.CO .TW
00 .T W 00 .T W.1 Y.COM W
W.1 Y.COM W W 1~ W.1 Y.COM W
RST E/vpp +12.75V W
W .100 .T
~

W .100 O M.T
W
W .100 O M.T
ALE/PROG ~25 100 p, PULSESTO GND
W W .C OM
.C WW .100Y.
1~ P3.6
C Y W
W
1 00Y M .TW M .TW W
W .100 O M.T
. W
875X,, ~
O ~“
.C
WW 00Y.CO .TW WW .100Y.C M.TW WW .100Y .TW
1~ P3.7
P2.7 ~1

.1 M O W O M
W O WW 00Y.C
XTAL2 P2.6 ~o
WW .100Y.C M.TW
WW .100Y.C M.TW ❑ W
lJ-
. 1 M .TW
WW 00Y.CO .TW
4-6 MHz

W W Y .C O
W T= ;
W WW 00Y.CO .TW W
W 00 .T XTAL1

W.1 Y.COM W
P2.O
.1 M
W.1 Y.COM W WW 00Y.CO .T
-P2,4

W W W
‘ks
00 .T W
W .100 M.T =
W.1 Y.COM W 272318-15 W
.1 OM
W . CO W W W 0 Y .C
WW .100Y M.T
W —. W—
Figure8. Programming .100 the EPROM M.T 0
W.1 Y.COM
.
W O W W .C O W
WW .100Y.C M.TTable4. W W Y
.100Modeafor M .TW W .100 M
W W .C O EPROMProgramming
W W Y .C O 875XBH
W W W W
0 Y .CO
0Y W W ALE/ .100 ml OM .T 0
W
W .10MODE O M.T RST PSEN W— W .C P2.7 P2.6 P3.6 WP3.7 W.1 Y.CO
WW .100Y. C .TW
Y W .100
PROG Vpp
.TW W .100Vpp OM W O
ProgramW Code DataCOM 1 0 W o*W .C 1 0 1 W 1 Y.C
W W 0 Y . T W W 0 0 Y .T W W 1 00
0
Verify Code.1Data . .1 1 0M 1 W.
W W .C OM 1 0
WW 00Y.CO .TW
1 0 1
W W 0Y.C
W Encryption
Program 0 0 Y Tabie . T1 W 0 W o* . 1Vpp 1 M 0 0 1 .1 0
UseW W.1 O-1FH
Addresses
Y .CO .TW
M WW 00Y.CO .TW WW .100Y.
W
W 0
0 1 W .1
W.1 ~= Y OM1 1 OM 1 1 WW
Program Lock
.C 0 o*
WWVpp Vpp .C W 1
Y
W
Bits W
(LBx)
. 1 00
x=2
M
1 .T W 0 W
o*
W . 10 0 Y 1
O M 1.T 0 W
0
W .100
W O 1WW 1 .C 0 .TW 0 W
WW .100Y.C 1M.TW0
Read Signature
. 1 00Y0 M
0W
W .100
W O W C O W
NOTES:
WW that.pin 00Y
.C .TW WW .100Y. .TW W 0
“1” = Validhighfor
W 1 O M W . C O M W W.1
C W W
WW 0.25V.100Y. Y W
“O” = Validlowfor that pin W
“vpp” = + 12.75V+
W O M.T (Quick-PulseProgramming)
W
W .100 O M.T W W.1
*ALE/PROGis pulsedlowfor
W 100USfor .C programming.
W W Y .C W W
W .100
Y
O M.T
W
W .100 OM
.T W
WW .100Y.
W C
.T W W W 0 0 Y .C
. T W WW
W. 1 OM W
W OM WW
WW .100Y.C M.TW WW .100Y.C M.TW
W O W O
WW 0 0 Y.C . T W WW .100Y.C M.TW 17
1
WW .100Y.C M.TW WW .100Y.C M.TW
W O W O
TW WW .100Y.C M.TW WW .100Y.C M.TW
W MCS@51 W W
CONTROLLER Y .CO .TW W WW 00Y.CO .TW
W 0
.T 0
W.1 Y.COM W W W.1 Y.COM W
W W 0
M.T
W W
W .100 O M.T PROGRAM W .10VERIFICATION O M.T
QUICK-PULSE PROGRAMMING
WW .100Y .C
W ALGORITHM WW .100Y.C M.TW .TW
M.T W O If the Lock W
W Bits have notC O
been Mprogrammed,
. be read.Tout the on-
.T WThe 875XBHW Wbe programmed
can 0 0 Y.Cusing the.TQuick- W chip W Program Memory
.1 0 0Ycan M
Wfor verifica-
OM The Pulse Programming Algorithm
WnewW.1 for Y .C OM
microcontrollers.
W WW
tion purposes, if desired, C
0 YThe
O during or after the
. either of W
W features ofWthe 0
programming method .Tare a W
programming operation.0
.1be read isaddress M.T the Program
M .T lower Vpp (12.75 volts as W . 10 O M Memory location W to C Oapplied to Port 1 and
CO 0Y. pins should
compared to 21 volts) and
W
.Tasible
shorter programming WW pulse..1For 0 0Y .C
example, it is.T pos-W pins P2.O W-W P2.4. The0other
. 1 M .TW be held at
O M to program the entire W 8 KbytesCof O M875XBH the “Verify”
W W
levels indicated .Cin OTable 1. The con-
.C W Y. with this .TW O. Waddressed.1location 00Y will come .T Won Port
M .TW memory inWless than
EPROM
W . 12500seconds O M
tents of the
External pullups W are required C O
on M Port
out
O for this
O algorithm! W Encryption .
Y.C .T W WW .100Y.C M.TW operation. (If Wthe .1 00YArray inM W
the.TEPROM
M W O
O To program the part
WW
using the new~rithm,
.CisOpulsed .TWwill be Code W
Vpp has been programmed,
W the
Y.C Data. The
data present at Port O
W
0Y.C must M T W
be 12,75 f 0.25
. for 100 pseconds, 25 W WVolts. ALE/PROG
. 0 0 Y
1 as shown M
Data XNOR 1
W
0 0
Encryption
. Array contents O M .T user
O must know the Encryption .C to manual-
.COFigure.T9,W W
low times in
W programmed .C Y W
00Y verified. M
Then, the byte Wjust . 1 00Y may beM.TW ly “unencrypt” W the data during
W . 100verify.) OM.T
O WWfeatures O W .C
0Yare.Cpro- M.T
After programming, the entire array should
Y.C be verified. WThe ProgramWLock 0 TheWsetup, whichW is shown in 1 00Y 10, is theMsame
Figure .TW
100 .T
OM using the same method, . 1 O as for programming theWEPROM except W . O
grammed
Y.Cas shown.T WW Y.C
but with the setup
W at a logic low, W or may .be 0Y.C
that pin P2.7
W
.1 0 0 M
in WTable 4. The only Wdifference
W . 1in00program-
O M .
isTheld
W 1 0used
O M.T
as an active
W ming O Lock features is that the Lock features .C
cannot low read strob~.
WW .100Y. C
00Ybe
.Cdirectly . WW of.1program-
TW Instead, verification
verified. 00Y M .TW M .TW
.1 M
is by observing that their featuresW are enabled. O W O
W
0
ming O
Y.C .T W WW .100Y.C M.TW WW .100Y.C M.TW
.1 0 M W O W O
WW 00Y.CO .TW WW .100Y.C M.TW WW .100Y.C M.TW
.1 M , ~25p”LsEsW O~ W O
WW 00Y.CO .TW WW .100Y.C M.TW WW .100Y.C M.TW
W.1 Y.COM W WW 00Y.CO .TW
ALEM

W W WW 00Y.CO .TW
n--------
W
W 00 .T W.1 Y.COM W .1 M
W.1 Y.COM W WW 00Y.CO .TW
100JM
10 P,MIN
*lops
W W I “
W
W .100 M.T
W .100 OM
.T W.1 Y.COM
W
WW .100Y. C O ALE/PROG:

W W W W
.100
Y .C
M.T
W 1 W W 00
W.1 Y.COM
.T
M.T
0
272318-16
W O W .C O W
WW .100Y.C M.TW WW PROGWaveforma
Figure9.
. 100
Y
M .TW W .100 M.
W O W O W W .C O
WW .100Y.C M.TW WW .100Y.C M.TW W .100
Y
M
W W . C O W W Y .C O +~v
W W W W
0 Y .CO
00Y W W 00 .T 0
W.1 Yh.COM W .1
W .T
W.1 Y.COM W WW 00Y.CO
10kJl

‘r-F’
W W Vcc X8
W
W
W .100 O M.T AO-A7 P!
W
W .100 Po
OM
.T
PGM

W W.1 Y.CO
C W .C DATA
W
WW .100Y. M.T
W W .100
Y
M.T
W
W .100
W O
RST
W rmpp
C O W .C
WW .100Y.C M.TW WW .100Y.
ALE/PRW 1
M .TW W .1 00Y
P3.6
W O W
W
WW .100Y.C M.TW
O
WW .100Y.C M.TW
B75xBH = 0 WW .100Y.
O
1 P3.7
W O W
W
WW .100Y.C M.TW WW .100Y
P2.7 0 (i-mm

WW .100Y.C M.TW

L
XTAL2 P2.6 0

W W .C O❑
W WW 00Y.CO .TW W WW 00
W 00 Y 4-6 MHz
.T W .1
W.1 Y.COM W W
P2.OW.1 Y.COM W WW 0
W XTAL1
W 00
A8-A12
.T W
W .100 W.1
-P2.4

W O M.T Vss
W W.1 Y.COM W W
WW .100Y . C W F
W
M.T
W .100 272318-17.T .1
=

W O W O M WW
W Y .C W W W 0 Y . C W W
W 00 Figure10.Verifying
.T the EPROM 0 .T
W.1 Y.COM W W W.1 Y.COM W WW
W W 0 .T W 0 0 .T W
0
W.1 Y.COM W .1 M W
W W WW 00Y.CO .TW WW
W 0 0 .T . 1 M
18 W.1 Y.COM W WW 00Y.CO .TW
WW 0 0 .T W .1 M
.
WW .100Y. M .TW W . 1 00Y M.T
W O W .C O
TW WW .100Y.C M.TW WW .100Y M .TW
W O W O
TW WW .100Y.C M.TW WW .100Y.C MCS@51 M .TWCONTROLLER
W O W O
.T W WW .100Y.C M.TW WW .100Y.C M.TW
WW 00Y.CO .TW
M PROGRAM MEMORY W LOCK O Table5. LockBitsandtheirFeatures
W W Y .C W W
M.T The two-level Program
W 00 system M .T W.1 Y.CO M
W W.1Lock Y . C O consists of 2
W W 0
LogicEnabled
W
.TWused to protect
Lock bits and a 32-byte Encryption Array which are W
LB1
.10 M.T
M
W the program
W . 100 memoryOagainst M .T soft- W C O
O .C WW .1enabled. . Program.T Wfeatures
ware piracy. WW 00Y (CodeM
u Minimum Lock
M .TW . 1 00Y M .TW W O Verify WIIIstill be
W O
CO
.T W WW .100Y.C M.TW W=W .100Y.C M.TW
M ENCRYPTION ARRAY WWMOVC00instructions O
CO W W WW 00Y.CO .TW P W u Y.C executed
1 programOmemory .TW from
M .T the EPROM array are
Within .
321 bytes of Encryption
O M W . M
Y.C
O Array that are initially unprogrammed
W W WW 00Y(all.C1s). Every .T W W
external
W disabled00from
1
Y.Cfetching code
.T
are
Wbytes
.T . 1 M W . O M
OM lines are used to select
time that a byte is addressed during
WWa byte00ofYthe
a verify, O
.CEncryp-
5 ad- from internal memory,
WWsampled .C EA.isTW
0Ylatched
0Y.C dress . T W
M Array. This byte is W
tion
W then 1
. exclusive-NORed M .T W
andW
. 1 0
and on reset,
OMof the
O W .C O W .C
further programming
W
.C (XNOR) W
with the code W byte, creating an
00YEncrypted .TW W EPROM.is10disabled 0Y M.T
00Y Verify M .T byte. The algorithm, with W the.1 array in the O un-M W .C O
O Y.Cin its .TWP W as above,
1 0 0 Y.C programmed
M
original,
.CO .TW
.T Wstate (all 1s),WwillWreturn.the
unmodified form. W
WW .100Y.C M.TW
1 0 0code
O M I P W Same
disabled W
WW .1Future
. 1 00Ybut VerifyM
.C O
00Y Definition
.TW
is also

.TW
1 00Y It is recommended U I P IReservedfor W O M I
W . O M that whenever the
W W Bits beYpro-
Encryption
.
Ar-
C O = Programmed W Y .C W
. C W W 0 T
.1 00YgrammedMas.Twell.
ray is used, atW least one of Wthe Lock
W . 100 O M .=TUnprogrammed W .10 O M.
W .CO .TW WW .100Y. C
00Y WW .100Y.C M.TW M .TW
.1 M W O W O
WW 00LOCK O
Y.C BITS.TW WW .100Y.C READING .TW THE SIGNATURE WW .10BYTES 0Y.C M.TW
.1 OMin the EPROM ProgramW W M
O signature bytes are read W W .CO .TW
WW Also Y .C
included
00 two LockM .T W W Lock scheme
10 0 Y .CThe
as a M T W W
. verification of locationsW 0 0 Y
by the same procedure
.1 and 031H, M
in .Table O normal 030H
W W.15.are
. C O Bits which function as shown W W Y .Cexcept that W P3.6 and P3.7 need
W W to be pulled
0 Y .toCOa
.TW
W 0 0 Y .T W W . 1 0 0 logic low. M .T values returned are: .10
The M
1
W.ErasingYthe M W O W O
.CO WW Ar- 0Y.C(030H)M=.T89H WW .1by00Intel
W indicates manufactured Y.C W
WW ray . 1 0 0
and the LockM
EPROM also
.T Werases the Encryption
Bits, returning the part to full W .
un-1 0
O W O M.T
W .CO .TW WW .100Y.C M.52H WW .100Y.C M.T
(031H) = 51H indicates 8751BH
WW locked 00Y
functionality. TWindicates 8752BH
W W . 1
.C
M
Ofunctionality of the chip, theWinter-
W
W Y .CO .TW W WW 00Y.CO .
To ensure Y
W nally .latched 00 proper
.T W 0 0 .1 M
its .1 M
W W 1 Yvalue .C OofMthe ~ pin must agree with
W WW 00Y.CO .TW W WW 00Y.CO
W external state.
00 .T W .1 M
W.1 Y.COM W W W.1 Y.COM W WW 00Y.CO
W W
W
W .100 O M.T
W
W .100 OM
.T
W W.1 Y.CO
C W . C W
WW .100Y. M.T
W W .100
Y
M.T
W
W .100 O
W O W C O W Y.C
WW .100Y.C M.TW WW .100Y. M .T W W . 1 0 0
W W .C O
W WW 00Y.CO .TW W WW 00Y.C
W 00 Y .T W .1
W.1 Y.COM W W W.1 Y.COM W WW 00Y
W W 00 .T W
W
W .100 O M.T W.1 Y.COM W W W.1 Y
.C W W 00
WW .100Y M.T
W W .100 M.T W.1
W O W W .C O W
WW .100Y.C M.TW W .100
Y
M.T
W W
W .100
W O W C O W
WW .100Y.C M.TW WW .100Y. .TW W
W O W . C O M W W.1
C W W
WW .100Y. M.T
W W .100
Y
M.T
W
W.
W C O W W .C O W
W . W Y W W
W .100
Y
O M.T
W
W .100 OM
.T W
WW .100Y.
W C
. T W W W 0 0 Y .C
.T W WW
W. 1 OM W
W OM WW
WW .100Y.C M.TW WW .100Y.C M.TW
W O
WW
W .CO .TW 19
WW 0Y.C TW 00Y
W. O
WW .100Y.C M.TW WW .100Y.C M.TW
W O W O
TW WW .100Y.C M.TW WW .100Y.C M.TW
W 51 W
W Y .CO .TW W WW 00Y.CO .TW
.T MCS” W CONTROLLER
.1 00 M .1 M
W WW 00Y.CO .TW W WW 00Y.CO .TW
W .1
M.T ERASURE W W.1 Y.COM W
CHARACTERISTICS this type
W W
of exposure, .itC
Y isO
M
suggested that an opaque
W
W W 00 W 0
. 0 the window. M.T
M.T
label be placed1over
M.T Erasure of the W EPROM W.1 beginsY.toCO occur when the W W C O
Y. procedure
.TW8752BH is exposed W to light 1 0 wavelengths
0with M
W
.Tshorter The W recommended . 00erasure
1(at M .TWis exposure
M . W O
O than approximatelyW
W W
W Angstroms.
4,000
0 Y .CO Since sunlight
.T W
to ultraviolet
W W light
0
2537
0 Y.C Angstroms)
.T
to an integrat-
W
M .T and fluorescent lighting have
. 0 wavelengths
1 sourcesOover M in this ed dose of at lease
W . 1 15 W-see/cm.
O M Exposing the
CO range, exposure to W
these light
Y.C or 3 years an ex- EPROM to an
W ultraviolet .
lampC of 12,000 pW/cm rat-
.T W time (about
tended WW 0
1 week in1sunlight,0 .T Win ing for W 30 minutes,.1at00 aY distance M TW 1 inch,
of .about
M room-level fluorescentW W. couldYcause M WW 00Y.CO .TW
.CO tent W W
lighting)
0 .CO inadver- .T W
should be sufficient.
W
.T erasure. If an application 0
W.1 Y.COM W Erasure leavesW
subjects the device to
theW
.1 O M
.C OM W array in an .all
Y C Is state.
W
Y
M .TW W
W . 100 O M .T W
W .100 O M.T
O .C WW .100Y. C
0Y.C EPROM .TW PROGRAMMING WW .1AND 00YVERIFICATION M .TW CHARACTERISTICS M .TW
M W CO= OV)TW W O
.CO(T,4 =.T21°C W to 27”C, Vcc W=W5.OV .+110%, 0Y.Vss WW .100Y.C M.TW
00Y MSymbol 0
Parameter CO M . WMax OUnits
WW
Min
0 Y .CO Vpp.TW W 0 0 .
YVoltage .T W 12.5 WW 13.0.100Y.C M v .
TW
10 M Programming
W . 1
Supply
O M W O
0
O
Y.C Ipp .TW WW Supply
Programming
0 Y.C
0Current .TW WW 50 .100Y.C mAM.TW
1 0 . 1 M O
W. . C
M
O1/TCLCL
W WW 00Y.CO .TW4
Oscillator Frequency
W WW 8
0 0 Y.CMHz .TW
Y W
00
W.1 Y.CTGHAX
TAVGL
OM
.T Address Setup to .PROG
W 1 Low .C OM 48TCLCL W W.1 Y.COM W
W W
.1 00 M .TW Address W Hold After
W . 100
PROG Y
O M .T
48TCLCL W
W .100 O M.T
WW 00Y.C O
TDVGL Data Setup W
to PROG Low
Y.C 48TCLCL
WW .100Y .C W
1 TGHDXM.T
W Data HoldW . 100 M .TW W O M.T
. After PROG W O 48TCLCL
WW 00YTEHSH .CO .TW P2.7 (ENABLE) WW High to Vpp 00Y.C 48TCLCL .TW WW .100Y.C M.TW
. 1 M
W W. 1
TSHGL.C OM
W Vpp Setup to PROG WW Low Y .CO 10.TW W WW 00psY.CO .TW
W 00 Y .T W 0 0 .1 M
W.1 TGHSL .C OM Vpp Hold After PROG W W.1 Y.COM10 W WW 0ps0Y.CO .TW
W 0Y W
.T PROG Width W 0 90 .T
W
W 0TGLGH
W.1 TAVQV OM Address to Data ValidWW.
10
.C OM
110
W W.1 ps Y.COM
.C W
W W Y W .100 M.T
48TCLCL
W . 1 00Y M .TENABLE W
W . 100 O M .T W C O
W TELQV
.CO .TW Low to
WW .100Y.C o M.TW 48TCLCL W
Data Valid 48TCLCL W Y.
WW TEHQZ . 1 00Y M Data Float After ENABLE W . 100 OM
.
W O W .C O W .C
.C W ps 100Y
WW TGHGL 00Y PROG
.TWHigh to PROGWLow W.100Y 10 OM.TW W . M
W W . 1
.C O M W Y .C W W W W
0Y .CO
Y W W 0 .T 0
W 00
W.1 PROGRAMMING OM
.T 0
W.1 WAVEFORMS .C OM W W.1 Y.CO
EPROM .C AND VERIFICATION W W
W W
. 1 00Y M .TW W
W . 100
Y
O M .T W
W .100 O
W W Y .C O
W W W 0 Y .C .T W W W 0 0 Y.C
W 00 .T PROGRAMMING
0
W.1 Y.COM W
VERIFICATION
.1
W W.1 Y.COM W ADDRESS
W ADDRFSS
W WW 00Y.C
W .100 M.T
W 00 .T W.1 Y.
W .C O W W.1 Y.COM W TAvQV
W
WW .100Y M .TW DATAIN W
W .100
DATAOUT

O M .T W
W .100
W O WW .100Y
WW .100Y.C M.TW
‘::=&z TDVGL ~ ~TGHDX
.- }

WW .100Y.C M.TW TAVGL Pu& TGHAX

W
O W O
W
WW .100Y.C M.TW TSHGL d TGHsL WW .100Y.C M.TW WW .100
O W O W
W WW .10
TGHGL

WW .100Y.C M.TW
TGLGH

WW .100Y.C M.TW
~wpp t
[A/HIGH
W
O W O
W
WW .100Y.C M.TW WW .100Y.C M.TW
TELQV L TEHQZ
WW .1
P2.7
W O W O WW
WW .100Y.C M.TW WW .100Y.C M.TW272318-18 W
O W O W
W
WW .100Y.C M.TW WW .100Y.C M.TW WW
W W .C O
W WW 00Y.CO .TW W WW
W 00 Y .T W
W.1 Y.COM W W W.1 Y.COM W
20 W
W .100 M.T
W .100 OM
.T
.
WW .100Y.C M.TW W . 1 00Y M.T
W
W O W C O
W WW .100Y.C M.TW WW .100Y. M .TW
W O W O
TW WW .100Y.C M.TW WW .100Y.C MCS@51 M.T
WCONTROLLER
W O W C O
W WW .100Y.C M.TW WW .100Y. .TW
M.T WREVISION O W O M
.T W
DATA SHEET
WW .100Y.C M.TW
HISTORY
WW .100Y.C M.TW
M Datasheets are changed W as new O information becomes available.
device
C WWdevices.
Verify with O local Intel sales office
.Cyour
.T W that you haveW Wlatest
the 0
version
1 0 Y .before .T W
finalizing
M a design or W
ordering
.1 0 0 Y
M .TW
M W . O W O
O
.T W WW .exist
The following differences 0 Y.C this .datasheet
0between TW (272318-002) WW and the . 1 0Y.C version
0previous M
W
.T(272318-001):
M 1. Removed QP andWQD 1
W(commercial M
O extended burn-in) from Table W O
CO WW 1. EXPRESS .CPrefix Identification.
0Y.C M.TW 00Y W
with
M .T W W
W . 1 0
O W . 1 O M.T
CO This WW .100Y. C
WW .100Y.C M.TW .TW
datasheet (272318-001) replaces the following datasheets:
M .TW MCS@51 Controllers (270048-007)
W O W O M
Y.C
O
.T W
8051AHP WW .100Y.C M.TW
(270279-004) WW .100Y.C M.TW
OM 8751BH (270248-005)WW O W O
0Y.C M8751 .TWBH EXPRESSW(270708-001) 0 0 Y.C .T W WW .100Y.C M.TW
. 1 M
.CO 8752BH W WW 00Y.CO .TW W WW 00Y.CO .TW
Y W
0 T W.1 Y.COM W
. (270429-004)
0
O M W .1 OM W
Y. C 8752BH EXPRESS W
(270650-002) .C W
100 M.T
W W
W .100
Y
O M.T
W
W .100 OM
.T
O C W .C W
00Y
.C .TW WW .100Y. M .TW W .100
Y
M.T
.1 O M W O W .C O
W .C .TW WW .100Y.C M.TW WW .100Y M.T
W
.1 00Y M W O W O
W
0 Y.C
O
.T W WW .100Y.C M.TW WW .100Y.C M.TW
.1 0 M W O W O
WW 00Y.CO .TW WW .100Y.C M.TW WW .100Y.C M.TW
.1 M W O W O
WW 00Y.CO .TW WW .100Y.C M.TW WW .100Y.C M.TW
W W.1 Y.COM W WW 00Y.CO .TW W WW 00Y.CO .TW
W
W
W .10 0
O M.T W .1
.C OM W W.1 Y.COM W
C W W
WW .100Y. M.T
W W .100
Y
M.T
W
W .100 OM
.T
W O W C O W .C
WW .100Y.C M.TW WW .100Y. M .TW W .100
Y
M.T
O W O W .C O
W
WW .100Y.C M.TW WW .100Y.C M.TW WW .100Y M
W W .C O W W Y .C O
W W W W
0 Y .CO
Y W W 00 .T 0
W
W .100 O M.T W.1 Y.COM W W W.1 Y.COM
.C W W 00
WW .100Y M.T
W W .100 M.T W.1 Y.CO
W O W .C O W
WW .100Y.C M.TW WW .100Y M.T
W W .100
W O W O
W W Y.C O
W W W 0 Y .C . T W W W 0 0 Y.C
W 00 .T .10 M .1
W W.1 Y.COM W WW 00Y.CO .TW W WW 00Y.C
W 00 .T W .1
W.1 Y.COM W W W.1 Y.COM W WW 00Y
W W
W
W .100 O M.T
W
W .100 OM
.T
W W.1 Y
C W .C W
WW .100Y. M.T
W W .100
Y
M.T
W
W .100
W O W C O W
WW .100Y.C M.TW WW .100Y. .TW W 0
W O W .C O M W W.1
C W W
WW .100Y. M.T
W W .100
Y
M.T
W
W.1
W C O W W .C O W
W Y . W W 00 Y .T W W
W
W .100 O M.T W W.1 Y.COM W W W.
WW .100Y .C W W
O M.T
W
W .100 O M.T W
W
WW .100Y.C M.TW W W 0 0 Y.C
.T W WW
.1 M
W W Y .C O
W W WW 00Y.CO .TW WW
W 0 0 .T .1 M
W.1 Y.COM W W Y.C
O
WW
21
WW 0 .T 100 .TW

You might also like