Scribd
Upload
46 views4 pages

VLSI Latch Circuit Performance Comparison

The document describes two latch circuit designs - a basic level sensitive latch and a higher performance version. It asks the reader to compare their delay and noise performance. It then provides the schematic of a basic latch circuit and asks questions about the lengths of inverters, the output of the NMOS pass gate, and modifications to the first inverter. Finally, it shows a modified latch using a transmission gate and asks why it is used, its disadvantages, and why another transmission gate is added to the feedback inverter.

Uploaded by

rktiwary256034
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
46 views4 pages

VLSI Latch Circuit Performance Comparison

The document describes two latch circuit designs - a basic level sensitive latch and a higher performance version. It asks the reader to compare their delay and noise performance. It then provides the schematic of a basic latch circuit and asks questions about the lengths of inverters, the output of the NMOS pass gate, and modifications to the first inverter. Finally, it shows a modified latch using a transmission gate and asks why it is used, its disadvantages, and why another transmission gate is added to the feedback inverter.

Uploaded by

rktiwary256034
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

Lab Exercise_1 VLSI Design;

Latch configuration
There are two latch circuits shown. One is a basic level sensitive latch circuit and other is better
performance level sensitive latch circuit. Compare the performance of both in terms of delay and
noise.
Basic Latch circuit
Result

Answer the following:


1. Why the lengths of feedback inverter I2 are made large?
2. What will be the output of NMOS pass gate?
3. What change is made in the I1 inverter and why?

A modified latch using TG


Result
Answer the following question:
1. Why is TG used on the input of the latch?
2. What disadvantage is associated with the circuit?
3. Why a TG is added in series with the feedback inverter?

You might also like