An Improved SVM Strategy To Reduce DC Current Ripple For AC-DC Matrix Converter
An Improved SVM Strategy To Reduce DC Current Ripple For AC-DC Matrix Converter
Abstract—The AC-DC matrix converter can facilitate the ripples are caused by non-optimized switching patterns.
bidirectional interconnection between the utility grid and a Hence, these factors shall be considered in the modulation
relatively low voltage DC source/loads. To fulfill the grid codes method design. Compared with the carrier based modulation
and DC source/loads requirements, AC-DC matrix converters method, the space vector modulation (SVM) is more widely
shall produce low ripples in DC current and low THD in AC used due to easy implementation and more freedom [6].
current, which can be a challenge due to the absence of DC-
Seven SVM strategies are introduced in [7], [8], DC current
link capacitor in AC-DC matrix converter. To improve the AC
and DC current quality, this paper proposes a new 9-segment ripples are analyzed with different zero vector arrangement.
SVM, which optimizes the duty cycle of zero vector. Compared In order to reduce the current ripple, the zero vector is
with the conventional 9-segment SVM strategy, lower THD of optimized. Moreover, an SVM strategy is introduced in [3],
AC current and smaller DC current ripple can be achieved in and the current ripple can be reduced by applying three line-
the improved SVM strategy under any voltage condition with to-line voltages in each switching cycle to synthesize the DC
arbitrary power factor. To address the commutation problems, voltage. However, these methods are applicable when the
which is an important challenge to safely operate AC-DC power factor is unity. Meanwhile, the commutation problem
matrix converters, a two-step voltage based commutation is always a challenge for matrix converters, long
strategy is applied to reduce commutation time. Experimental
commutation time may result in distortions.
results are provided to verify the effectiveness of the improved
SVM strategy. The main objective of this paper is to show the
methodology for analyzing DC current ripples for the AC-
Keywords—DC current ripple, SVM strategy, AC-DC matrix
DC matrix converter and redistribute the duty cycle of zero
converter
vector to reduce DC current ripple based on different voltage
conditions. Furthermore, with the capacitor voltage, a two-
I. INTRODUCTION step voltage based commutation strategy [9] can be
The AC-DC matrix converter is a bidirectional converter employed in the AC-DC matrix converter to reduce
which is derived from the AC-AC matrix converter and thus commutation time. In this paper, the improved SVM strategy
inherits key advantages of matrix converter, such as can reduce DC current ripple and reduce the distortion
bidirectional power flow, controllable power factor, and caused by the commutation time.
elimination of bulky DC link capacitor [1-2]. It can realize
The rest of this paper is organized as follows. In section
buck-type rectifying and boost type inverting in one power
II, the topology and operation principle of the AC-DC matrix
conversion stage, showing great potential in applications
converter are illustrated. The conventional SVM strategy is
requiring power transfer between grid and a DC bus with
introduced in section III. The DC current ripple of each
lower voltage, such as hybrid microgrid, vehicle to grid
switching vector is analyzed completely in the 9-segment
(V2G) systems, renewable energy generation, etc. [3-4].
SVM strategy. To achieve a low DC current ripple, the duty
In the AC-DC matrix converter, the AC current cycle of zero vector is optimized based on different voltage
harmonics are constrained by grid codes, particularly for conditions. The experimental results are given in section IV
generation mode, as harmonics may harm the lifetime of the to verify the performance of the improved SVM strategy.
power components and reduce conversion efficiency [5].
II. TOPOLOGY AND OPERATION PRINCIPLE OF AC-DC
Moreover, the DC current ripples should be mitigated as DC
MATRIX CONVERTER
current ripples can impact AC current harmonics in the AC-
DC matrix converter and the DC ripples are harmful to the Fig.1 shows the topology of the AC-DC matrix converter,
loads or DC sources as well. Solutions to address the AC which is made up of six bidirectional switches. The
harmonics and DC current ripples include increasing the bidirectional switch can be built by two IGBTs or MOSFETs,
filter inductance/capacitance, increasing switching frequency, which is able to conduct current and block voltage in both
and improving modulation method, etc. However, increasing directions. The converter is connected to the AC source or
the filter inductance/capacitance can increase the system cost, AC load through a CL filter to filter out high-frequency
volume, and weight; increasing switching frequency can harmonics. The DC load or source connects to the converter
significantly increase the switching loss. Hence, improving through an inductor L to smooth the DC current.
the modulation method is promising.
The converter is fed by voltage source so the phase
In the AC-DC matrix converter, the major AC distortion voltages should not be short circuited. Simultaneously, the
is caused by multiple-step commutation and DC current DC side must never be open circuited due to inductive load
Authorized licensed use limited to: University of Glasgow. Downloaded on July 20,2020 at 19:41:58 UTC from IEEE Xplore. Restrictions apply.
nature. Therefore, at any time, only one bidirectional switch Fig.2 shows that the current reference can be synthesized
must be turned on in the three upper-arms and only one by two adjacent active vectors and one zero vector.
bidirectional switch must be turned on in the three lower- Assuming the current reference in sector I (when the desired
arms. input current is in other sectors, the corresponding analysis is
similar), I1, I2, and I0 will be used and the corresponding
idc
voltage u0 is synthesized by uab, uac and 0, respectively. The
+ L +
Sap Sbp Scp
duty cycle of each vector can be calculated by (4).
us i it
u
uo
C
udc Source
d1 m sin( )
Source Lf Rf or 6
or Cf San Sbn Scn Load
Load
- -
d2 m sin( ) (4)
6
Fig.1 Topology of AC-DC matrix converter d0 1 d1 d2
where m is the modulation index, θ is the current angle,
The switching function of a single bidirectional switch is
defined as follows. [ / 6, / 6) .
The DC voltage of the converter u0 is synthesized by the
0 turn off capacitor voltages with corresponding duty cycles. In one
S (1) switching cycle, the average value can be calculated as (5).
1 turn on
Neglecting the voltage drops on devices, the average voltage
Based on the constraints, there are nine vectors for the is equal to udc.
AC-DC matrix converter, includes six active vectors and u0 _average uabd1 uacd2 1.2247mUll cos (5)
three zero vectors, as shown in Fig.2. The corresponding
switching states and the DC voltage of the converter u0 are where U ll is line-to-line voltage, is the phase angle.
listed in table I. The uab, uac, ubc are line-to-line voltages of
the filter capacitor. III. IMPROVED SVM STRATEGY TO REDUCE CURRENT RIPPLE
The relationships between input and output current / This section first presents the conventional 9-segment
voltage are expressed as (2) and (3). SVM strategy for the AC-DC matrix converter. Then, the
DC current ripples are investigated under different current
T
it Sap San Sbp Sbn Scp Scn idc (2) angle and modulation index. Finally, to achieve a lower DC
current ripple under any modulation index and phase angle,
u 0 Sap San Sbp Sbn Scp Scn u (3) an improved SVM strategy is proposed.
T
where it ita itb itc is the AC current of the converter, A. Conventional SVM Strategy
T
Generally, symmetrical switching patterns are preferred
and u ua ub uc is the filter capacitor voltage in the in the AC-DC matrix converter as they can produce low
input current distortion and small DC current ripple. Several
AC side, idc is DC current and u0 is DC voltage of the symmetrical switching patterns have been researched in [7]
converter. and [8], wherein the 9-segment SVM strategy has lower DC
I 3 (b, c)
current ripple than others. The switching sequence is I0, I1, I0,
I2, I0, I2, I0, I1 and I0. The duty cycles are d01, 0.5d1, d02, 0.5d2,
I 4 (b, a) III II
I 2 (a, c) d03, 0.5d2, d04, 0.5d1 and d05 respectively. Generally, the duty
Iref cycles of zero vector are equally distributed, as (6).
IV I
V VI I 1 (a, b)
2d 01 d 02 d 03 d 04 2d 05 0.25d 0 (6)
I 5 (c, a)
1930
Authorized licensed use limited to: University of Glasgow. Downloaded on July 20,2020 at 19:41:58 UTC from IEEE Xplore. Restrictions apply.
Fig.3 shows the current ripple of the conventional SVM Fig.4 (a)(b)(c)(d), respectively.
strategy in a complete sector (the current angle changes from
To reduce the current ripple, the duty cycle of each zero
-30 to 30) and the modulation index changes from 0 to 1.
vector is redistributed in the improved SVM strategy. To
In Fig.3 (a), the phase angle is 0, while the phase angle is explain the strategy, one typical operation condition is
30 in Fig.3 (b). With the conventional SVM strategy, the analyzed. Fig.4 (e) shows the waveforms u0, udc, and idc
current ripple varies from [0, 0.25]. At the unity power factor, under Condition I, which contains nine segments (t0, t9).
the current ripple achieves minimum value at zero current
angles when the modulation index is constant. As the current During [t0, t1], the applied vector is zero vector and the
angle increase from 0 to 30, or decrease from 0 to -30, the voltage is zero. The current decreases in this state and the
current ripple increases. The current ripple achieves peak current ripple is expressed as
value when the current angle is -30 or 30. Moreover, with
1
the increase of the modulation index, the current ripple first idc _1
d T 0 udc
L 01 s
(9)
increases and then decreases. When phase angle changes, the
relationship of current ripple with the current angle is During [t1, t2], the applied vector is I1, so the voltage is
different. The maximum and minimum values are not uab, which is larger than udc. The current increase linearly and
achieved at -30 (or 30), and 0. the ripple is
11
idc _2
d T u udc
L 2 1 s ab
(10)
Similarly, during [t2, t3] [t3, t4] [t4, t5], the current ripple
can be calculated, respectively.
1
idc _ 3
d T 0 udc
L 02 s
(11)
11
idc _ 4
d T u udc
L 2 2 s ac
(12)
(a)
1
idc _5
d T 0 udc
L 03 s
(13)
Voltage condition Relationship of udc and u0 When uab≤uac, the duty cycles of the zero vector are
Condition I uab> uac>udc calculated by (16).
Condition II uac> uab>udc
Condition III uab>udc>uac 1 uab
d03 d1 d1 d0
Condition IV uac>udc> uab
2 udc
(16)
1
Under different conditions, the waveforms of u0, udc and
DC current idc of conventional SVM strategy are shown in
d01 d02 d04 d05 d0 d03
4
1931
Authorized licensed use limited to: University of Glasgow. Downloaded on July 20,2020 at 19:41:58 UTC from IEEE Xplore. Restrictions apply.
uab uab uab uab
uac uac uac uac
uo uo
udc udc
io io
Δidc_max Δidc_max
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9
(a) (e)
uac uac uac uac
uo uab uab uo
uab uab
udc
udc
io io
Δidc_max
Δidc_max
(b) (f)
uab uab uab uab
uo
uo
uac uac udc uac uac
udc
io io
Δidc_max Δidc_max
(c) (g)
uac uac uac uac
uo uo
uab uab uab uab
udc udc
io io
Δidc_max
Δidc_max
(d) (h)
Fig.4 Waveforms u0, udc and idc (a) conventional SVM strategy under Condition I (b) conventional SVM strategy under Condition II (c) conventional
SVM strategy under Condition III (d) conventional SVM strategy under Condition IV; (e) improved SVM strategy under Condition I (f) improved
SVM strategy under Condition II (g) improved SVM strategy under Condition III (h) improved SVM strategy under Condition IV
1932
Authorized licensed use limited to: University of Glasgow. Downloaded on July 20,2020 at 19:41:58 UTC from IEEE Xplore. Restrictions apply.
After applying the improved SVM strategy, the current voltage uba, phase current ia, DC voltage of converter u0, and
ripple is calculated and shown as Fig.5. Compared with the the DC current idc (from upper to lower).
conventional SVM strategy in Fig.3, the current ripple has
significantly reduced, especially in the area around
(2A/div) (100V/div)
maximum value. The current ripple varies between 0 and
uba
0.17. At zero current angle, the current ripple is low. When THD=4.37%
the current angle is approaching -30 or 30, the current
ripple is increased to 0.17 at the unity power factor.
ia
Comparing Fig.3 with Fig.5, it can be found that the peak
current ripple is reduced from 0.25 to 0.17. Moreover, when
(3A/div) (50V/div)
the phase angle is 30, the peak current ripple is also reduced.
uo
idc
Time
(10ms/div)
(a)
(2A/div) (100V/div)
uba
THD=3.93%
(a) ia
(3A/div) (50V/div)
uo
idc
Time
(10ms/div)
(b)
Fig.6 Waveforms of uba, ia, u0 and idc (a) conventional SVM strategy (b)
(b) improved SVM strategy
Fig.5 The DC current ripple of the impoved SVM strategy with different
Fundamental (60Hz) = 2.141 , THD= 4.37%
modulation index and current angle (a) unity power factor (b) phase angle is 5
30.
Mag (% of Fundamental)
3
IV. EXPERIMENTAL RESULTS
In this section, experiments are conducted to verify the 2
4
Parameters Value
AC load 20Ω 3
Filter inductor Lf 0.3mH
Filter capacitor Cf 30uF 2
Switching frequency fs 5kHz
DC filter L 5mH 1
DC voltage udc 48V
0
20 40 60 80 100 120 140
The conventional SVM strategy and improved SVM Harmonic order
strategy are applied to the AC-DC matrix converter (b)
prototype. To observe the performances of two SVM
strategies, the modulation index is set at 0.8. The Fig.7 FFT analysis of phase current in Fig.6 (a) conventional SVM strategy
(b) improved SVM strategy
experimental waveforms in Fig. 6 include the line-to-line
1933
Authorized licensed use limited to: University of Glasgow. Downloaded on July 20,2020 at 19:41:58 UTC from IEEE Xplore. Restrictions apply.
In both SVM strategies, the DC current average values The above experimental results show that the switching
are 2.9A, but the current ripple in the conventional SVM sequence of two SVM strategies is the same. Through
strategy is larger than that in the improved SVM strategy. In adjusting the duty cycle of zero vector, the DC current ripple
addition, the voltage ripple and current ripple in the AC side is reduced significantly in the improved SVM strategy.
of the improved SVM strategy are smaller than that in Therefore, with the improved SVM strategy, both AC current
conventional SVM strategy. The corresponding FFT and DC current qualities are improved.
spectrums of AC current are shown in Fig.7. Under the same
modulation index, the current values of conventional SVM uac
strategy and improved SVM strategy are 2.141A and 2.144A
uab
(20V/div)
respectively. However, the THD of the proposed SVM is
uo
reduced from 4.37% to 3.93%.
Fig.8 (a) shows the waveforms of u0 and idc of the
conventional SVM strategy in two switching cycles under
uab>udc>uac. It this case, the current ripple is 0.48A. However, TS
with the same voltage condition the experimental results of
(0.2A/div)
the improved SVM strategy are presented in Fig.8 (b). It can
Δ idc
0.4A
be found that the switching sequences of two SVM strategies
are the same, but the duty cycles of each zero vector are
different. The current ripple is reduced to 0.3A in the Time
improved SVM strategy. (40us/div)
(a)
uab
uac
(20V/div)
uac uab
(20V/div)
uo
Udc
uo
TS TS
(0.2A/div)
0.48A
(0.2A/div)
Δ idc
0.25A
Δ idc
Time
Time
(40us/div)
(40us/div)
(a)
(b)
uab
Fig.9 Waveforms of u0 and Δidc (a) conventional SVM strategy (b) improved
SVM strategy
(20V/div)
uac
uo
Udc
V. CONCLUSION
This paper proposes a 9-segment SVM strategy with
TS optimized zero vector distribution and improved
commutation method to improve the current quality of both
(0.2A/div)
0.3A
vectors are used in each switching cycle and the duty cycle
of each zero vector is changed to produce DC current with
low ripples and sinusoidal AC current. With the help of
Time capacitor voltages, a two-step voltage based commutation
(40us/div) strategy is applied to reduce commutation time. The AC
(b) current distortion caused by commutation can be mitigated.
Fig.8 Waveforms of u0 and Δidc (a) conventional SVM strategy (b) improved
Experimental results show that the DC current ripple and AC
SVM strategy current harmonics are reduced in the improved SVM strategy.
1934
Authorized licensed use limited to: University of Glasgow. Downloaded on July 20,2020 at 19:41:58 UTC from IEEE Xplore. Restrictions apply.
Converter Theory to Achieve Direct Power Factor Controlled Three-
Phase AC–DC Matrix Rectifier," in IEEE Transactions on Industry
Applications, vol. 50, no. 3, pp. 2243-2257, May-June 2014.
[3] M. Su, H. Wang, Y. Sun, J. Yang, W. Xiong, and Y. Liu, "AC/DC
Matrix Converter With an Optimized Modulation Strategy for V2G
Applications," in IEEE Transactions on Power Electronics, vol. 28, no.
12, pp. 5736-5745, Dec. 2013.
[4] B. Feng, H. Lin and X. Wang, "Modulation and control of ac/dc matrix
converter for battery energy storage application," in IET Power
Electronics, vol. 8, no. 9, pp. 1583-1594, 9 2015.
[5] S. K. Mazumder, R. K. Burra and K. Acharya, "A Ripple-Mitigating
and Energy-Efficient Fuel Cell Power-Conditioning System," in IEEE
Transactions on Power Electronics, vol. 22, no. 4, pp. 1437-1452, July
2007.
[6] D. Casadei, G. Serra, A. Tani, and L. Zarri, "Optimal Use of Zero
Vectors for Minimizing the Output Current Distortion in Matrix
Converters," in IEEE Transactions on Industrial Electronics, vol. 56,
no. 2, pp. 326-336, Feb. 2009.
[7] M. Mengoni, L. Zarri, A. Tani, G. Rizzoli, G. Serra, and D. Casadei,
"Modulation strategies for three-phase AC-DC matrix converters: A
comparison,"2016 IEEE Energy Conversion Congress and Exposition
(ECCE), Milwaukee, WI, 2016, pp. 1-7.
[8] B. Feng, H. Lin, X. Wang, X. An and B. Liu, "Optimal zero-vector
configuration for space vector modulated AC-DC matrix converter,"
2012 IEEE Energy Conversion Congress and Exposition (ECCE),
Raleigh, NC, 2012, pp. 291-297.
[9] H. She, H. Lin, B. He, X. Wang, L. Yue and X. An, "Implementation of
Voltage-Based Commutation in Space-Vector-Modulated Matrix
Converter," in IEEE Transactions on Industrial Electronics, vol. 59, no.
1, pp. 154-166, Jan. 2012.
1935
Authorized licensed use limited to: University of Glasgow. Downloaded on July 20,2020 at 19:41:58 UTC from IEEE Xplore. Restrictions apply.