2.4 GHZ Class-E Power Amplifier With Transmission LINE Harmonic Termination
2.4 GHZ Class-E Power Amplifier With Transmission LINE Harmonic Termination
Abstract: The design procedure, fabrication and measurement of a Class-E power amplifier with
excellent second- and third-harmonic suppression levels are presented. A simplified design tech-
nique offering compact physical layout is proposed. With a 1.2 mm gate-width GaAs MESFET
as a switching device, the amplifier is capable of delivering 19.2 dBm output power at
2.41 GHz, achieves peak PAE of 60% and drain efficiency of 69%, and exhibits 9 dB power
gain when operated from a 3 V DC supply voltage. When compared to the classical Class-E two-
harmonic termination amplifier, the Class-E amplifier employing three-harmonic terminations has
more than 10% higher drain efficiency and 23 dB better third-harmonic suppression level.
Experimental results are presented and good agreement with simulation is obtained. Further, to
verify the practical implementation in communication systems, the Bluetooth-standard GFSK
modulated signal is applied to both two- and three-harmonic amplifiers. The measured RMS
FSK deviation error and RMS magnitude error were, for the three-harmonic case, 1.01 kHz and
0.122%, respectively, and, for the two-harmonic case, 1.09 kHz and 0.133%.
operation, 1.3 pF (1). Hence, an extra shunt capacitance of 2.4 GHz. However, owing to stub-to-stub electromagnetic
l pF is added by using an open-circuit shunt stub. coupling effects, the input-match frequency for the same
The chokes for gate and drain biasing are designed using circuit, as predicted from momentum simulation, shifts to
quarter-wavelength transmission lines, which provide an 2.37 GHz with return loss ,229 dB.
open-circuit path for RF signals and a short-circuit path
for DC, and these are connected to radial stubs. 4 Experimental results
The simulation results are shown in Figs. 3, 4 and 5. Fig. 3
depicts the output power, gain, drain and power-added effi- To validate both theoretical analysis and simulation results,
ciency against input power for VGS ¼ 22.2 V VDC ¼ 4 V we built a Class-E amplifier on a 4.7 cm 3.7 cm substrate,
and fo ¼ 2.4 GHz. It can be seen from Fig. 3 that the peak Fig. 6. The measured output power, gain, drain and power-
PAE and h are, respectively, 64% and 70%, at output added efficiency against input power, when the transistor is
power 21.3 dBm and input power 10.4 dBm, and hence biased with VGS ¼ 23 V and VDC ¼ 3 V at 2.41 GHz, are
results in 10.9 dB gain. The output power starts to saturate illustrated in Fig. 7. Here, peak PAE and h obtained are
at an input power level of about 8 dBm, below which the respectively, 60% and 69%, at output power 19.2 dBm
input and output power relationship is linear. and input power 10.4 dBm, and hence results in 8.8 dB gain.
The output power, gain, drain efficiency and power added The amplifier performance at input power 10.4 dBm,
efficiency are plotted against frequency in Fig. 4, for input when the operating frequency is varied, is presented in
power 10.4 dBm. A PAE . 49% and h . 54% are obtained Fig. 8. It can be seen that the PAE, h, output power and
over a 300 MHz bandwidth, i.e. from 2.1 GHz to 2.4 GHz. gain reach their peak values simultaneously at 2.41 GHz.
Within this bandwidth, output power level is better than Also, it is obvious from Fig. 8 that h is better than 49% is
20 dBm and gain is better than 9.9 dB. obtained over a 200 MHz bandwidth, i.e. from 2.21 GHz
The amplifier performance when the DC supply voltage is to 2.41 GHz.
swept from I V to 5 V is presented in Fig. 5. It is evident that Fig. 9 shows the plot of output power, gain, drain and
the output power can be directly controlled through the DC power added efficiency against VDC . When the DC supply
supply voltage without unduly impairing efficiency, i.e. h voltage is swept from 2 V to 3.5 V, the PAE remains
is better than 59% as VDC is varied from 1 V to 5 V. .53%, while h . 61%. In [2], it has been demonstrated
The input matching circuitry formed using a series line that the amplitude of output voltage vo (u) is linearly pro-
together with a shunt stub is designed based on small-signal portional to the DC supply voltage VDC , reproduced here
S-parameter simulations at the input. This matching circuit as (9) – (12), and, as a consequence, the output power is a
results in a computed return loss of about 226 dB at quadratic function of VDC . From Fig. 9, the typical quadratic
behaviour of output power as a function of VDC is confirmed
in (13), which agrees well with theoretical analysis.
Although not discussed further here, this feature makes
the Class-E amplifier useful for envelope elimination
Fig. 8 Measurement results (VGS ¼ 23 V, VDC ¼ 3 V, Pi ¼ Fig. 10 Comparisons of simulated and measured results
10.4 dBm): output power, gain, drain and power-added efficiency a Output power and gain against input power
against frequency b Drain and power-added efficiency against input power
8 Acknowledgments