Analog Circuit Design Guide
Analog Circuit Design Guide
Anurag Nigam
What do you mean by Analog Circuits?
Analog Circuits process analog signal. Analog signals are continuous in time and amplitude.
Analog Circuits are either voltage mode or current mode circuits. Voltage mode circuits have
only voltage swings at various circuits nodes while the current is near to zero i.e. all the nodes
are high impedance nodes and power dissipation is nearly zero. Current mode circuits have
only current swings in various circuit branches while node voltages are near to zero i.e. all the
nodes are low impedance and power dissipation is nearly zero.
RF circuits are power mode circuits i.e. nodes have finite impedance and dissipate power.
Gain circuits use one of the transistor as gain stage while the complementary transistor acts as
an active load.
The circuits can be single ended i.e. all the voltages are with respect to circuit ground or can be
differential i.e. the signals are 180 degrees out of phase on differential parts so that the ground
is a virtual ground.
Single ended circuits suffer from noise pickups and small tolerance for bias point. Differential
circuits are immune to noise pickups and have large common mode voltage range.
For demonstration of various circuit design concepts and operation principles, I will use
Keysight’s Advanced Design System and 130 nm CMOS technology from Silterra.
𝑉𝑡0
𝐾𝑏 𝑇 𝑁𝐴 Subthreshold Leakage 𝑓𝑜𝑟 𝑉𝑔𝑠 < 𝑉𝑡𝑛
𝜙0 = 𝑙𝑛
𝑞 𝑛𝑖 𝑞𝑉𝑔𝑠 −𝑞𝑉𝑑𝑠
𝑞𝐸𝑔 𝐷𝑛 𝐷𝑝
−2𝐾 𝑇 𝐼𝑠 ≅ 𝑞𝑊𝐿 + 𝑒 𝐾𝑏 𝑇 1− 𝑒 𝐾𝑏 𝑇
𝑛𝑖 = 𝑁𝐶 𝑁𝑉 𝑒 𝑏 𝑁𝐴 𝐿𝑛 𝑁𝐷 𝐿𝑝
𝜖
𝐶𝑜𝑥 =
𝑡𝑜𝑥
Short Channel Effects
𝐶𝑑𝑗0 𝐶𝑆𝑊𝑑0
𝐶𝑑𝑏 = 𝑉
𝐴𝐷𝑗 + 𝑉
𝑃𝐷𝐵
1+ 𝜙𝑑𝑠 1+ 𝜙𝑑𝑠
0 0
𝑣𝑜 𝑔𝑑𝑠 − 𝑖𝑜 = 0
𝑣𝑜
𝑟𝑜 = = 𝑟𝑑𝑠
𝑖𝑜
𝑖𝑜
𝐺 𝐷
𝑟𝑑𝑠 𝑣𝑜
𝑔𝑚
𝑆
𝑣𝑜 𝑔𝑑𝑠 + 𝑔𝑚 − 𝑖𝑜 = 0
𝑣𝑜 1 1
𝑟𝑜 = = ≅
𝑖𝑜 𝑔𝑑𝑠 + 𝑔𝑚 𝑔𝑚
𝑔𝑑𝑠 ≫ 𝑔𝑚
0𝑉 𝑖𝑜
𝐺 𝐷
𝑟𝑑𝑠 𝑣𝑜
𝑣𝑠 𝑔𝑚 + 𝑔𝑚𝑏
𝑆
𝑅𝑠
𝑣𝑜 2
𝑟𝑜 = = 𝑟𝑑𝑠 1 + 𝑟𝑑𝑠 𝑔𝑚 + 𝑔𝑚𝑏 + 𝑔𝑑𝑠 ≅ 𝑔𝑚 𝑟𝑑𝑠
𝑖𝑜
𝑔𝑚 ≫ 𝑔𝑚𝑏 + 𝑔𝑑𝑠
2
𝑣𝑜 𝑔𝑚 𝑟𝑑𝑠
𝑟𝑜 = ≅
𝑖𝑜 2
𝑇3 𝑇2
𝑇1
𝐺 𝐷
𝑣𝑖
𝑔𝑚1 𝑟𝑑𝑠1 𝑟𝑑𝑠2 𝑅𝐿 𝑣𝑜 𝐺𝐿 + 𝑔𝑑𝑠1 + 𝑔𝑑𝑠2 − 𝑖𝑜 = 0
𝑆
𝑣𝑜 1
𝑟𝑜 = =
𝑖𝑜 𝐺𝐿 + 𝑔𝑑𝑠1 + 𝑔𝑑𝑠2
𝑇1
Frequency
Uncompensated
Compensated
Issues with CS Amp
• Miller Capacitance lowers bandwidth
• Potentially unstable
• High input resistance
• Small Input Voltage Range
• Prone to Noise Pickup
𝑅𝑠
𝑣𝑖𝑛
𝑣𝑜 𝐺𝐿 + 𝑔𝑑𝑠1 + 𝑔𝑑𝑠2 − 𝑔𝑚1 + 𝑔𝑚𝑏1 + 𝑔𝑑𝑠1 𝑣𝑠 = 0
𝑣𝑜 𝑔𝑚1 + 𝑔𝑚𝑏1 + 𝑔𝑑𝑠1 𝑣𝑠 𝐺𝑠
= =
𝑣𝑠 𝐺𝐿 + 𝑔𝑑𝑠1 + 𝑔𝑑𝑠2 𝑣𝑖𝑛 𝐺𝑠 + 𝑌𝑖𝑛
𝑎𝑖 = 1
1
𝑟𝑜 = 𝑟𝑑𝑠1 1 + 𝑅𝑠 𝑔𝑚1 + 𝑔𝑚𝑏1 + 𝑔𝑑𝑠1 𝑟𝑑𝑠2 𝑅𝐿 ≅
𝑔𝑑𝑠1 + 𝑔𝑑𝑠2
𝑔𝑚1 𝑟𝑑𝑠1
𝑆
𝑣𝑜
𝑟𝑑𝑠2 𝑅𝐿 𝑎𝑖 ≅ ∞
𝑟𝑖 ≅ ∞
1
𝑟𝑜 =
𝑔𝑚1 + 𝑔𝑚𝑏1 + 𝑔𝑑𝑠1 + 𝑔𝑑𝑠2 + 𝐺𝐿
𝑇1 𝑇2 𝑇8
𝑣1
𝑇3 𝑇4
𝑣1 𝑣2
𝑇7
𝑇5 𝑇6
𝑔𝑚4
𝑣𝑜2 = − 𝑣
𝑔𝑑𝑠4 + 𝑔𝑑𝑠6 2
𝑔𝑚4
𝑣𝑜 = 𝑣𝑜1 + 𝑣𝑜2 = 𝑣1 − 𝑣2
𝑔𝑑𝑠4 + 𝑔𝑑𝑠6
𝑣𝑜 𝑔𝑚4
𝑎𝑣𝑑 = =
𝑣𝑑 𝑔𝑑𝑠4 + 𝑔𝑑𝑠6
𝑔𝑚7
𝑎𝑣7 = −
𝑔𝑑𝑠7 + 𝑔𝑑𝑠8
1
𝑣𝑜 −𝑔𝑚4 𝑅1 𝑔𝑚7 𝑅2 𝑠𝐶 𝑅 − 𝑔 −1
𝑚7
𝑎𝑣 = =
𝑣𝑖𝑛 1 + 𝑠 𝑅2 𝐶2 + 𝐶 + 𝑅1 𝐶1 + 𝐶 + 𝐶𝑅2 𝑔𝑚7 + 𝑅𝐶 + 𝑠 2 𝑅1 𝑅2 𝐶2 𝐶1 + 𝐶𝐶1 + 𝐶𝐶2 + 𝐶𝑅 𝑅2 𝐶2 + 𝑅1 𝐶1
𝑠
𝐴0 1 + 𝜔 1
𝑧 1 𝑔𝑚7 𝐶
𝑎𝑣 = 𝜔𝑧 = 𝜔𝑝1 ≅ 𝜔𝑝2 ≅
𝑠 𝑠2 1 𝑅1 𝐶𝑅2 𝑔𝑚7 𝐶2 𝐶1 + 𝐶𝐶1 + 𝐶𝐶2
1+𝜔 +𝜔 𝜔 𝐶 𝑅−𝑔
𝑝1 𝑝1 𝑝2 𝑚7
𝑓𝑟𝑒𝑞
Lead Compensation
1
𝑅=
1 𝑔𝑚7
𝜔𝑧 = ∞
1
𝐶 𝑅−𝑔
𝑚7
𝑔𝑚7 2
𝜔𝑝2 ≅ = 𝜔𝑧 𝐶 = 𝐶2 + 𝐶1 𝑅=
𝐶2 + 𝐶1 𝑔𝑚7
𝜔𝑝2 >= 𝜔𝑧 2
𝑅>
𝑔𝑚7
In order to drive resistive loads, we can add a source follower stage at the output
of two stage OpAmp. Due to capacitive loading of the two stage, you can reduce
the compensation capacitor. You should make sure that the output stage does not
ring i.e. it is sufficiently capacitively loaded.
For Oscillations
1
𝑅𝑝 ≪
𝑔𝑚𝑛 + 𝑔𝑚𝑝
𝑉𝑐 = 0.8𝑉 𝑉𝑐 = 0𝑉
Most of the devices have PN junctions that are forward or reverse biased. In reverse biased diode, the
leakage current is very small. Noise becomes significant in case of forward biased diode due to
accompanying current.
Thermal Noise
Shot Noise
2qI d
Na Nd
ni2 White Noise
n 2
pno =
n po = i
Nd i f
2
Na
− Ln Lp x 1 f
Carrier Distribution across forward biased PN Junction Shot Noise Power Spectral Density
The minimum time for transition, 𝜏, through the junction sets the upper limit on the frequency, 1/𝜏, up to
which such a noise is present.
Reverse Biased Junctions have very small leakage current and hence do not contribute
to Shot Noise
Like Shot Noise, Thermal Noise Spectral Power Density is independent of frequency. Current or voltage
fluctuations have Gaussian Probability Density Function about their mean values.
where K1is process dependent parameter For low noise avoid bulk resistors and use metal film
a can vary between 0.5 to 2 resistors.
b can be 1 or higher
Larger the defect area more are the trap sites and nice
averaging leads to lower Flicker Noise.
log scale
t IC
i = K2
2
2
f
f
1 +
fC
Burst Noise Amplitude Pulses i2
f
fC f
Burst Noise Spectral Density
Two dominant sources of Noise in a MOSFET at the output node are Flicker Noise and Thermal Noise. Source of thermal noise is the resistive nature of
the channel. Source of Flicker Noise is the polycrystalline gate interface with the semiconductor. Number of traps at this interface contribute to the Flicker
Noise. The direct current for the Flicker Noise is the drain current of the device. In the model the mean square noise at the output is given by-
2 Ia At the input node the dominant sources of noise are the Shot Noise and the Thermal Noise. Short Noise is due to the
id2 = 4kT g m f + K1 d f fluctuations in the gate leakage current which is small at low frequencies. It is given by- i 2 = 2qI f
3 f g1 g
Thermal Noise Flicker Noise
The Thermal Noise at the input node is in the form of fluctuations in AC gate current due to fluctuations in Gate-to-Channel voltage arising out of charge
trapped under the gate at various defect sites. This can be modeled using gate capacitance as-
2
16 1
f = 16 kT 2C gs 2 f This thermal noise at the input node is negligible at low frequencies.
i 2
= kT
15 1 C gs
g2
15
id2 2 I da
G D vi
2
= = 4 kT
3g f + K1 f Note: Flicker Noise referred to the input has inverse
g m2 m g m2 f nature with bias current with very weak dependence
ig2 id2 Flicker Noise referred to the input has stronger inverse
2 Kf
vi = 4kT
2
f + f relationship with Gate Area
S 3g m WLC ox f
Noisy MOSFET Small Signal Model
vi2 2C gs2 K 2C 2 I a
2 2
G D
ii2 = ig21 + id2 = 2qI g f + 4kT 2C gs f + 1 2 gs d f
g m2 3g m gm f
ii2
Shot Noise Thermal Noise Flicker Noise
S
Modified Noisy MOSFET Small Signal Model
42
Single Sideband Phase Noise of a VCO
Device noise is upconverted to the output frequency and results in jitter and phase noise. In digital implementation the
time period changes to result in spurs, referred to as jitter. A continuous spectrum adjacent to output tone results when
time periods are more random. This is referred to as phase noise.
In RADAR systems, phase noise results in target distance and velocity ambiguity while in communication systems, the Bit
Error Rate drops with increasing phase noise.
Ideal
Real
t f
1Τ∆𝑓 3
t
1Τ∆𝑓 2
1Τ∆𝑓
∆𝑓
Leeson’s Model of SSB Phase Noise
f
Differential LC- VCO is most commonly used Voltage Controlled Oscillator at microwave frequencies. This is due to its very good phase noise characteristics.
The phase noise characteristics are predicted by Leeson’s Model
Up converted Flicker Noise
The design has been divided into small sub-goals. These are-
a) Design an on-board resonator using SMT Components at the desired frequency of oscillation
b) Characterize the resonator to determine appropriate feedback
c) Design a negative resistance circuit
d) Simulate Transient Response of the Oscillator to observe startup characteristics
e) Simulate Phase Noise of the VCO
44
VCO Phase Noise Simulation using Two Port Oscillator
𝐼𝑡𝑎𝑖𝑙 𝑣𝑖2
𝐼𝑑 = 𝐼𝑑1 − 𝐼𝑑2 = 2𝑘 − 𝑣𝑖 Translinear Cell
2𝑘 4
For the Translinear Cell, above equation is valid till differential current
is 𝐼𝑡𝑎𝑖𝑙 . This happens for − 2𝑉𝑜𝑣 < 𝑉𝑜𝑣 < 2𝑉𝑜𝑣
𝐼𝑡𝑎𝑖𝑙
𝐼𝑑2 𝐼𝑑1
- 2𝑉𝑜𝑣 2𝑉𝑜𝑣
Transfer Characteristics of Translinear Cell
𝐼1 𝑣𝑦2 𝐼2 𝑣𝑦2
𝐼𝑑 = 2𝑘𝑣𝑦 2𝑘
− 4
− 2𝑘
− 4
𝐼7 𝐼8
2 2
𝐼3 𝐼4 𝐼5 𝐼6 𝐼𝑡𝑎𝑖𝑙 𝑣𝑥2 𝐼𝑡𝑎𝑖𝑙 𝑣𝑥2
𝐼𝑑 = 𝑘𝑣𝑦 − + 2𝑣𝑥 − 𝑣𝑦2 − − − 2𝑣𝑥 − 𝑣𝑦2
+ 𝑘 2 𝑘 2
𝑣𝑦
_ 𝐼𝑡𝑎𝑖𝑙 𝑣𝑥2
For 𝑘
− 2
+ 2𝑣𝑥 > 𝑣𝑦
𝐼1 𝐼2
+
𝐼𝑑 = 4𝑘𝑣𝑦 𝑣𝑥
𝑣𝑥
_ 𝑣𝑑 = 𝐼𝑑 𝑅𝑑 = 4𝑅𝑑 𝑘𝑣𝑦 𝑣𝑥
𝑣𝑑
𝑔𝐶 = = 4𝑅𝑑 𝑘𝑣𝑦
𝑣𝑥
This is for all the transistors to be of same size. In case top transistors differ
Gilbert Cell Mixer using MOSFET from bottom transistor, the relation modifies to
𝑣𝑑
𝑔𝐶 = = 4𝑅𝑑 𝑘𝑦 𝑘𝑥 𝑣𝑦
𝑣𝑥
Issue with Gilbert Cell Mixer is poor RF LO Isolation
because of which it is not suitable for down conversion Thus, conversion gain of a Gilbert Cell Mixer depends on
in zero and low IF transceivers. • Device Size- Larger the devices size higher the conversion gain but at the
cost of higher harmonic distortion
Gilbert Cell mixer is suitable for direct up conversion. • LO Power- Increasing the LO power increases the gain but the overdrive
limits this relationship
• Load Resistance- Increasing the load resistance increases the conversion
gain but is limited by the supply voltage.
𝑒𝑣 𝐸𝑔
Valence Level
𝑁𝑉 Valence Band
𝑑 6 − 12 𝑒𝑣 Insulator
𝑑 𝑑
𝑑
0.2 − 3.6 𝑒𝑣
Semiconductor
Conductor
Energy
𝐸𝑔 𝐸𝑔
+
𝑒 𝑒+
𝑒−
Energy, Mobility
Energy
𝐸 𝐸
Zinc Blend
Modility Improvement
Mobility Improvement
SiGe
Energy
Expected value of Energy is known as Fermi Level Si
𝑒+ 𝐸𝑓
p-Type
𝑒+ + 𝑒+
𝑒 −
𝑝𝑝 ≅ 𝑁𝐴 /𝑚3 𝑒+ 𝑒 +
𝑒+ + 𝑒
0.2 − 3.6 𝑒𝑣 𝑛𝑖2 𝑒+ 𝑒 𝑒+ 𝑒+
/𝑚3
Energy
𝐸𝑓 𝑛𝑝 ≅
𝑁𝐴
𝑒+ Si 𝑒− −
𝑒− 𝑒 − 𝑒
−
𝑒− − 𝑒
𝑒− 𝑒 𝑒− 𝑒−
Si Si As
𝐸𝑓
Energy
Thermally Generated Intrinsic Pairs (𝑛𝑖 /𝑚3 ) Si 0.2 − 3.6 𝑒𝑣
𝑞𝐸𝑔 Strong Temperature
n-Type
−2𝐾 𝑇 𝑒+
𝑛𝑖 = 𝑁𝐶 𝑁𝑉 𝑒 𝑏 Dependency and 𝑛𝑛 ≅ 𝑁𝐷 /𝑚3
hence Doping 𝑛𝑖2
For Intrinsic Silicon @ 298.16 K 𝑝𝑛 ≅ /𝑚3
𝑁𝐷
𝑛𝑖 ≅ 1016 /𝑚3
• Reverse bias diode offers a voltage dependent capacitance that can be used in design of voltage
controlled oscillators
• Reverse biased diode is used to isolate frontend of the line devices from the substrate
• I-V characteristics of a forward biased diode has exponential nature and hence can be used for
designing mixers
• Output characteristics of a BJT depends on reverse bias diode characteristics of Collector Base NP-
junction.
−𝑞𝑁𝐴 1
𝑁𝐴 𝑁𝐷 2
𝑞𝑁𝐴 𝑄± = 2𝑞𝜖 𝜙0 + 𝑉𝑟
𝐸 𝐸𝑙𝑒𝑓𝑡 = − 𝑥 + 𝑊1 𝑁𝐴 + 𝑁𝐷
0 𝜖
−𝑊1 𝑊2 𝑥 𝑞𝑁𝐷
𝐸𝑟𝑖𝑔ℎ𝑡 = 𝑥 − 𝑊2
𝜖 In case of metal instead of n-type
𝑞𝑁𝐴 𝑥 2 𝑊12 𝑁𝐷 → ∞
𝑉𝑙𝑒𝑓𝑡 = + 𝑊1 𝑥 +
𝜖 2 2 1
𝑉 𝑄± = 2𝑞𝜖 𝜙0 + 𝑉𝑟 𝑁𝐴 2
𝑞𝑁𝐷 𝑥 2 𝑁𝐷 𝑊22
𝑉2 𝑉𝑟𝑖𝑔ℎ𝑡 = − − 𝑊2 𝑥 −
𝜖 2 2𝑁𝐴
𝑉1 𝑞𝑁𝐴 𝑊12 𝑞𝑁𝐷 𝑊22
−𝑊1 0 𝑊2 𝑥 𝑉1 = 𝑉2 =
2𝜖 2𝜖
𝑝𝑝0 𝑞𝑁𝐴 𝑊12 𝑞𝑁𝐷 𝑊22 𝐾𝑏 𝑇 𝑁𝐴 𝑁𝐷
𝑛𝑛0 𝑉1 + 𝑉2 = + = 𝜙0 + 𝑉𝑟 𝜙0 = 𝑙𝑛
2𝜖 2𝜖 𝑞 𝑛𝑖2
𝑁𝐴 𝑁𝐷
𝑛𝑝0 𝑝𝑛0
𝐸𝑓 𝑒− Tunnelling in heavily
𝐸𝑓 doped PN Junction
𝐸𝑓
𝑁𝐴 > 𝑁𝐷 1
𝑉𝑑
𝑉𝑑 1 𝑁𝐴 𝑁𝐷 2 1
p-type n-type 𝐼𝑒 = 𝑞𝐴𝐷𝑛
𝜕𝑛 𝑥
= 𝑞𝐴𝐷𝑛
𝑛𝑝𝑜 𝑒 𝑉𝑇 −𝑛𝑝𝑜
=
𝑞𝐴𝐷𝑛 𝑛𝑖2
𝑒 𝑉𝑇 −1 𝐶𝑗 = 2𝑞𝜖
2 𝑁𝐴 + 𝑁𝐷
𝜙0 + 𝑉𝑟 −
2
𝜕𝑥 𝐿𝑛 𝑁𝐴 𝐿𝑛
𝑉𝑑
𝑉𝑑
𝜕𝑝 𝑥 𝑝𝑛𝑜 𝑒 𝑉𝑇 −𝑝𝑛𝑜 𝑞𝐴𝐷𝑝 𝑛𝑖2
𝐼ℎ = 𝑞𝐴𝐷𝑝 𝜕𝑥 = 𝑞𝐴𝐷𝑝 = 𝑒 𝑉𝑇 −1
𝐿𝑝 𝑁𝐷 𝐿𝑝
𝑛𝑛0 𝐶𝑗
𝐷𝑛 𝐷𝑝 𝑉𝑑
𝑁𝐴 𝑁𝐷 𝐼𝑑 = 𝐼𝑒 + 𝐼ℎ = qA𝑛𝑖2 + 𝑒 𝑉𝑇 −1
𝑝𝑛0 𝑁𝐴 𝐿𝑛 𝑁𝐷 𝐿𝑝
𝑛𝑝0
−𝐿𝑛 𝐿𝑝 𝑉𝑑 = −𝑉𝑟
𝑥2 𝑥3
𝑒𝑥 = 1 + 𝑥 + + +⋯
2! 3!
𝑉𝑑
𝑉𝐵𝐸
𝑛𝑛𝑜𝑒 𝑛𝑖2 𝑘𝑏 𝑇
𝑛𝑝 0 = 𝑛𝑝𝑜 𝑒 𝑉𝑇 𝑛𝑝𝑜 ≅ 𝑉𝑇 ≅
𝑁𝐴 𝑞
𝑛𝑛𝑜𝑐
Base Current has two component- due to electron recombination and due to
𝑛𝑝 0
𝑛𝑝𝑜 𝑝𝑛𝑜𝑐 Base Emitter diode current mainly because of holes
𝑝𝑛𝑜𝑒 1 𝑞𝐴𝑊𝑏 𝑛𝑖2 𝑉𝑉𝐵𝐸 𝜏𝑏 is carrier relaxation time in
𝐼𝑏1 = −𝑞𝐴 𝑊𝑏 𝑛𝑝 0 = − 𝑒 𝑇 base, not to be confused with
−𝐿𝑛0 𝑊𝑏 𝑥 2𝜏𝑏 2𝑁𝐴 𝜏𝑏
base transit time
𝑞𝐴𝐷𝑝 𝑛𝑖2 𝑉𝐵𝐸
𝐼𝑏2 = − 𝑒 𝑉𝑇
𝑁𝐷 𝐿𝑝
𝐼𝐵 = 𝐼𝑏1 + 𝐼𝑏2
𝛽𝐹 1 1 1
𝑙𝑛 𝛽 𝛼𝐹 = = ≅
1 + 𝛽𝐹 𝑊𝑏2 𝐷𝑝 𝑁𝐴 𝑊𝑏 𝑊𝑏2 𝐷𝑝 𝑁𝐴 𝑊𝑏
1+ + 1+ 1+
2𝜏𝑏 𝐷𝑛 𝑁𝐷 𝐿𝑝 2𝜏𝑏 𝐷𝑛 𝑁𝐷 𝐿𝑝
𝛼𝐹 = 𝛼𝐵 𝛾
𝑉𝐵𝐸 1
𝛼𝐵 = Base Transport Factor
𝑊𝑏2
1+
2𝜏𝑏
1
𝛾= Emitter Injection Efficiency
𝐷𝑝 𝑁𝐴 𝑊𝑏
1+
𝐷𝑛 𝑁𝐷 𝐿𝑝
𝐶𝜋 = 𝐶𝑏 + 𝐶𝑗𝑒
𝜕𝑄𝑏 𝑞𝐴 𝑊𝑏 𝑛𝑖2 𝑉𝑉𝐵𝐸 𝑊𝑏2 𝐼𝐶
𝐶𝑏 = = 𝑒 𝑇 = = 𝜏𝐹 𝑔𝑚
𝜕𝑉𝐵𝐸 2 𝑁𝐴 𝑉𝑇 2𝐷𝑛 𝑉𝑇
𝑊𝑏2
𝜏𝐹 = Base Transit Time
2𝐷𝑛
𝐶𝑗0 𝐶𝑗0 𝐶𝑗0
𝐶𝑗𝑒 = 𝐴 𝐶𝜇 = 𝐴 𝐶𝐶𝑆 = 𝐴
𝑉𝐵𝐸 𝑉 𝑉𝐶𝑆
1− 1 + 𝐶𝐵 1+
𝜓0 𝜓0 𝜓0
𝜕𝑉𝐶𝐸 𝜕𝐼𝑏 𝜕𝑉𝐶𝐸 𝜕𝐼𝐶
𝑟𝜇 = = ≅ 5𝑟𝑜 𝛽𝐹
𝜕𝐼𝑏2 𝜕𝐼𝑏2 𝜕𝐼𝐶 𝜕𝐼𝑏
𝐼𝑃𝑇𝐴𝑇
𝑁𝐴 𝑊𝑏 𝐼𝑃𝑇𝐴𝑇 𝑁𝐴 𝑊𝑏 𝐼𝑃𝑇𝐴𝑇
𝐼𝑃𝑇𝐴𝑇 𝑉𝑇 𝑙𝑛 − 𝑉𝑇 𝑙𝑛 = 𝐼𝑃𝑇𝐴𝑇 𝑅𝐵
𝑞𝐴1 𝐷𝑛 𝑛𝑖2 𝑞𝐴2 𝐷𝑛 𝑛𝑖2
𝐼𝑃𝑇𝐴𝑇
𝑉𝑇 𝐴2 𝐾𝑏 𝐴2
𝐼𝑃𝑇𝐴𝑇 = 𝑙𝑛 = 𝑙𝑛 T
𝐴1 𝐴2 𝑅𝐵 𝐴1 𝑞𝑅𝐵 𝐴1
𝑉𝐵𝐸1 𝑉𝐵𝐸2
𝑅𝐵
𝛽 − 𝐻𝑒𝑙𝑝𝑒𝑟
𝑆𝑡𝑎𝑟𝑡𝑢𝑝 𝐶𝑖𝑟𝑐𝑢𝑖𝑡
𝑅𝑏 = 25Ω
𝑅𝑏 = 35Ω
𝑅𝑏 = 35Ω
𝑅𝑏 = 55Ω
CTAT
CTAT Compensated
𝛽 − 𝐻𝑒𝑙𝑝𝑒𝑟
𝑆𝑡𝑎𝑟𝑡𝑢𝑝 𝐶𝑖𝑟𝑐𝑢𝑖𝑡
𝛽 − 𝐻𝑒𝑙𝑝𝑒𝑟
𝑆𝑡𝑎𝑟𝑡𝑢𝑝 𝐶𝑖𝑟𝑐𝑢𝑖𝑡
𝑣𝑜 𝑅𝐹 𝑅1
𝑅1
0 _ =1+
𝑣𝑖 _
𝑣𝑜 𝑣𝑖 𝑅1 𝑣𝑜
𝑣𝑖 0 𝑣𝑖
+ +
1 𝑣𝑖 1
𝑣𝑜 = − න 𝑑𝑡 = − න 𝑣𝑖 𝑑𝑡
𝐶𝐹 𝑅1 𝑅1 𝐶𝐹 𝑅𝐹
𝑅𝐹 𝑣𝑖
− 𝑅𝐹 = 𝑣𝑜
𝑅1
𝑅1
𝐶1 0 _
0 _ 𝑣𝑜 𝑅𝐹 𝑣𝑜
𝑣𝑜 =− 𝑣𝑖
𝑣𝑖 𝑅1 0
𝑣𝑖 0 +
+
𝑑𝑣1
𝑣𝑜 = −𝑅𝐹 𝐶1
𝑑𝑡
𝑅1 𝑣𝑖
_
0 _ 𝑣𝑜 0 𝑣𝑜
𝑣𝑜 =1+ =1
𝑣𝑖 ∞ 𝑣𝑖
𝑣1 0
+
+
𝑅2
𝑣1 𝑣2 𝑣3
𝑣2 𝑣𝑜 = −𝑅𝐹 + + 𝑅𝐹
𝑅1 𝑅2 𝑅3 1 + 𝑅𝐹 Τ𝑅1 𝑅𝐹
𝑣0 = 𝑣𝑝 − 𝑣𝑛
1 + 𝑅2 Τ𝑅3 𝑅1
𝑅1 𝑣1 _
𝑣𝑜 𝑅𝐹 1 + 𝑅1 Τ𝑅𝐹
𝑅3 𝑣0 = 𝑣𝑝 − 𝑣𝑛
𝑣𝑛 𝑅1 1 + 𝑅2 Τ𝑅3
+
𝑣3 𝑅2 𝑅3
𝑅𝐹
𝑣1 𝑣0 = 𝑣 − 𝑣𝑛 ቤ
𝑣𝑝 𝑅1 𝑝 𝑅2 𝑅1
=
𝑅3 𝑅𝐹
𝑅𝑏
𝑣1 − 𝑣2 = 𝑣 − 𝑣𝑜2
𝑅𝑏 + 2𝑅2 𝑜1
𝑅𝐹
𝑣𝑜 = 𝑣 − 𝑣𝑜2
𝑅1 𝑜1
2𝑅2 𝑅𝐹
𝑣𝑜 = − 1 + 𝑣 − 𝑣2
𝑅𝑏 𝑅1 1