Scribd
Upload
14K views4 pages

Experiment 4 - Half Adder and Half Subtractor

The document describes an experiment to design, set up, and verify half adder and half subtractor circuits. Specifically, it discusses (1) drawing the logic symbols and truth tables for half adders and half subtractors, (2) designing the circuits using XOR gates and basic gates as well as only NAND gates, and (3) implementing the circuits to test their functionality. Diagrams and explanations of half adders and half subtractors are provided.

Uploaded by

Prr Prr
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
14K views4 pages

Experiment 4 - Half Adder and Half Subtractor

The document describes an experiment to design, set up, and verify half adder and half subtractor circuits. Specifically, it discusses (1) drawing the logic symbols and truth tables for half adders and half subtractors, (2) designing the circuits using XOR gates and basic gates as well as only NAND gates, and (3) implementing the circuits to test their functionality. Diagrams and explanations of half adders and half subtractors are provided.

Uploaded by

Prr Prr
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

Experiment No: 4

HALF ADDER AND HALF SUBTRACTOR


AIM:

To design, setup and verify the half adder and half subtractor circuits.

OBJECTIVES:

At the end of the experiment, the student should be able to

1) Draw the logic symbol & truth table for half adder and half subtractor
2) Design half adder and half subtractor circuits using XOR and basic gates
3) Implement half adder and half subtractor circuits using NAND gates only

COMPONENTS AND EQUIPMENTS REQUIRED:

S. No. Name Type Quantity


1 AND gate (2 input) IC 7408 1
2 NOT gate IC 7404 1
3 NAND gate (2 input) IC 7400 2
4 XOR gate (2 input) IC 7486 1
5 Digital IC trainer kit 1
6 Connecting Wires

THEORY:

Digital computers perform a variety of information processing tasks. Among the basic
tasks encountered are the various arithmetic operations. The most basic arithmetic operation is
the addition of two binary digits.

Adder circuits take two bits as input and add one bit with other bit. It gives out two
outputs, sum and carry. There are two types of Adders:
1. Half Adder
2. Full Adder
Subtractor circuits take two bits as input and subtract one bit from the other bit. Similar to
adders, it gives out two outputs, difference and borrow (‘carry’ in the case of Adder). There are
two types of subtractors:
1. Half Subtractor
2. Full Subtractor
Half Adder:

A combinational circuit that performs the addition of two bits is called a half adder. It has
two binary inputs (augend and addend bits) and two binary outputs (sum and carry bits). It adds
two inputs (A and B) and produces the sum (S) and the carry (C) bits as outputs. It is an
arithmetic circuit used to perform the arithmetic operation of addition of two single bit words.

Half Subtractor:

The half-subtractor is a combinational circuit which is used to perform subtraction of two


bits. It has two inputs: A (minuend) and B (subtrahend) and two outputs Difference and Borrow.

Note:

1. In an adder circuit, if the number of 1’s (to be added) in the input is ODD, then SUM = 1
2. In an adder circuit, if the number of 1’s (to be added) in the input is EVEN, then SUM= 0
3. In an adder circuit, if the number of 1’s is 2 or more, then CARRY = 1
4. The expression for SUM and DIFFERENCE is always same
5. In a subtractor circuit, if there is (0-1), then BORROW = 1

PROCEDURE:

1) Test all the components using a digital IC tester


2) Verify the pin out of IC and ensure that the ICs have been perfectly plugged into the
breadboard or sockets before feeding the inputs
3) Connect Vcc = 5V & GND to the respective pin numbers.
4) Apply inputs to the logic gates from switches block of the trainer kit.
5) Verify output of the logic gates at LED indicators of the trainer kit.
6) Repeat the steps 4 & 5 for both half adder and half subtractor circuits and verify the
truth table.

RESULT:

Designed, setup and verified

i) The half adder circuit using XOR and basic gates & also with NAND gates alone.
ii) The half subtractor circuit using XOR and basic gates & also with NAND gates
alone.
HALF ADDER:

Basic Binary Addition:

Logic Symbol: Truth Table:

Logical Expression:
K-map for Sum: K-map for Carry:

̅ ̅

Circuit Diagram (Using XOR and basic gates):

Circuit Diagram (Using NAND gates):


HALF SUBTRACTOR:

Logic Symbol: Truth Table:

Logical Expression:
K-map for Difference: K-map for Borrow:

̅ ̅ ̅

Circuit Diagram (Using XOR and basic gates):

Circuit Diagram (Using NAND gates):

You might also like