N156hge Eal
N156hge Eal
Doc. Number:
□ Tentative Specification
□ Preliminary Specification
▓ Approval Specification
.tw
MODEL NO.: N156HGE
om
SUFFIX: EAL Rev.C1
Customer: Acer
d.c
APPROVED BY SIGNATURE
slc
Name / Title
Note
w.y
CONTENTS
1. GENERAL DESCRIPTION ......................................................................................................... 6
1.1 OVERVIEW ........................................................................................................................... 6
1.2 GENERAL SPECIFICATIONS............................................................................................... 6
2. MECHANICAL SPECIFICATIONS ............................................................................................. 6
2.1 CONNECTOR TYPE.............................................................................................................. 6
.tw
3. ABSOLUTE MAXIMUM RATINGS ............................................................................................. 7
3.1 ABSOLUTE RATINGS OF ENVIRONMENT ....................................................................... 7
3.2 ELECTRICAL ABSOLUTE RATINGS .................................................................................. 7
3.2.1 TFT LCD MODULE ........................................................................................................7
om
4. ELECTRICAL SPECIFICATIONS............................................................................................... 8
4.1 FUNCTION BLOCK DIAGRAM........................................................................................... 8
4.2. INTERFACE CONNECTIONS.............................................................................................. 8
4.3 ELECTRICAL CHARACTERISTICS .................................................................................. 10
4.3.1 LCD ELETRONICS SPECIFICATION..........................................................................10
d.c
4.3.3 BACKLIGHT UNIT.......................................................................................................14
4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS .......................................... 15
4.4.1 ELECTRICAL SPECIFICATIONS.................................................................................15
4.4.2 COLOR DATA INPUT ASSIGNMENT .........................................................................16
slc
4.5 DISPLAY TIMING SPECIFICATIONS................................................................................ 17
5. OPTICAL CHARACTERISTICS ............................................................................................... 21
5.1 TEST CONDITIONS............................................................................................................ 21
5.2 OPTICAL SPECIFICATIONS .............................................................................................. 21
w.y
.......................................................... 25
.tw
...................................................................................................................................................... 25
om
7. PACKING.................................................................................................................................. 26
7.1 MODULE LABEL................................................................................................................ 26
7.2 CARTON .............................................................................................................................. 27
7.3 PALLET................................................................................................................................ 28
7.4 UN-PACKAGING METHOD ............................................................................................... 29
d.c
8. PRECAUTIONS ........................................................................................................................ 30
8.1 HANDLING PRECAUTIONS.............................................................................................. 30
8.2 STORAGE PRECAUTIONS ................................................................................................ 30
8.3 OPERATION PRECAUTIONS............................................................................................. 30
Appendix. EDID DATA STRUCTURE....................................................................................... 31
slc
Appendix. OUTLINE
DRAWING
w.y
ww
.tw
om
d.c
................................................................................................................................................... 33
Appendix. SYSTEM COVER DESIGN GUIDANCE................................................................. 36
slc
w.y
ww
REVISION HISTORY
.tw
om
d.c
slc
w.y
ww
1. GENERAL DESCRIPTION
1.1 OVERVIEW
N156HGE-EAL is a 15.6” TFT Liquid Crystal Display module with LED Backlight unit and 30 pins
eDP interface. This module supports 1920 x 1080 FHD mode and can display 262,144 colors. The
optimum viewing angle is at 6 o’clock direction.
1.2 GENERAL SPECIFICATIONS
.tw
Item Specification Unit Note
Screen Size 15.6” diagonal
Driver Element a-si TFT active matrix - -
Pixel Number 1920 x R.G.B. x 1080 pixel -
Pixel Pitch 0.17925 (H) x 0.17925 (V) mm -
om
Pixel Arrangement RGB vertical stripe - -
Display Colors 262,144 color -
Transmissive Mode Normally white - -
Surface Treatment Hard coating (3H), High Resolution Adaptable AG (Haze 24%) - -
Color Gamut 94% NTSC typ
Luminance, White 220 Cd/m2
Power Consumption Total 4.839W (Max.) @ cell 0.759W (Max.), BL 4.08W (Max.) (1)
d.c
Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS =
3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 ± 2 ºC, whereas mosaic
pattern is displayed.
2. MECHANICAL SPECIFICATIONS
slc
Item Min. Typ. Max. Unit Note
Horizontal (H) 359 359.5 360 mm
Module Size Vertical (V) 206 206.5 207 mm
(1)
Thickness (T) - 3.02 3.2 mm
Horizontal 344.06 344.16 344.26 mm
Active Area
w.y
.tw
Note (1) (a) 90 %RH Max. (Ta < 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max.
(c) No condensation.
Note (2) The temperature of panel surface should be 0 ºC min. and 60 ºC max.
om
Relative Humidity (%RH)
100
90
80
d.c
60
Operating Range
40
slc
20
10 Storage Range
-40 -20 0 20 40 60 80
w.y
Temperature (ºC)
Value
Item Symbol Unit Note
Min. Max.
Power Supply Voltage VCCS -0.3 +4.0 V
(1)
Logic Input Voltage VIN -0.3 +4.0 V
Converter Input Voltage LED_VCCS -0.3 24 V (1)
Converter Control Signal Voltage LED_PWM, -0.3 5 V (1)
Converter Control Signal Voltage LED_EN -0.3 5 V (1)
Note (1) Stresses beyond those listed in above “ELECTRICAL ABSOLUTE RATINGS” may cause
permanent damage to the device. Normal operation should be restricted to the conditions
described in “ELECTRICAL CHARACTERISTICS”.
4. ELECTRICAL SPECIFICATIONS
4.1 FUNCTION BLOCK DIAGRAM
.tw
INPUT CONNECTOR
EDID
EEPROM
VCCS
DC/DC CONVERTER &
GND
REFERENCE VOLTAGE
GENERATOR DATA DRIVER IC
om
Converter LED BACKLIGHT UNIT
Input Signals CONVERTER
15 GND Ground
16 GND Ground
17 HPD Hot Plug Detect
18 BL_GND BL Ground
19 BL_GND BL Ground
20 BL_GND BL Ground
21 BL_GND BL Ground
22 LED_EN BL_Enable Signal of LED Converter
23 LED_PWM PWM Dimming Control Signal of LED Converter
24 NC No Connection (Reserved for LCD test)
25 NC No Connection (Reserved for LCD test)
26 LED_VCCS BL Power
27 LED_VCCS BL Power
28 LED_VCCS BL Power
29 LED_VCCS BL Power
30 NC No Connection (Reserved for LCD test)
Note (1) The first pixel is odd as shown in the following figure.
.tw
om
d.c
slc
w.y
ww
.tw
Inrush Current IRUSH - - 1.5 A (1),(2)
Mosaic 210 230 mA (3)a
Power Supply Current lcc
Black 200 220 mA (3)
HPD Impedance RHPD 30K ohm (4)
High Level 2.25 - 2.75 V (5)
om
HPD
Low Level 0 - 0.4 V (5)
Note (1) The ambient temperature is Ta = 25 ± 2 ºC.
Note (2) IRUSH: the maximum current when VCCS is rising
IIS: the maximum current of the first 100ms after power-on
Measurement Conditions: Shown as the following figure. Test pattern: black.
d.c
+3.3V
Q1 2SK1475
VCCS
C3
FUSE (LCD Module Input)
R1 1uF
47K
slc
(High to Low)
(Control Signal)
Q2
R2
SW 2SK1470
1K
+12V
w.y
47K C2
VR1
C1
0.01uF
1uF
ww
Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 ºC, DC
Current and f v = 60 Hz, whereas a power dissipation check pattern below is displayed.
a. Mosaic Pattern
.tw
om
Active Area
Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module
respectively. Customers should keep the input signal level requirement with the load of LCD
d.c
module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more
information.
Note (5) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the
source must read the link / sink status field or receiver capability field of the DPCD and take
slc
corrective action.
w.y
ww
Value
Parameter Symbol Unit Note
Min. Typ. Max.
.tw
Backlight On 2.2 - 5 V (4)
LED EN Control
Level
Backlight Off 0 - 0.6 V (4)
om
PWM High Level 2.2 - 5 V (4)
PWM Control Level
PWM Low Level 0 - 0.6 V (4)
LED Power Current LED_VCCS =Typ. ILED 249 325 340 mA (3)
slc
Note (1) ILEDRUSH: the maximum current when LED_VCCS is rising,
ILEDIS: the maximum current of the first 100ms after power-on,
Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 ºC, f PWM
= 200 Hz, Duty=100%.
w.y
LED_VCCS(Typ)
Q1 IRL3303
C3
FUSE (LED Converter Input)
R1 1uF
47K
ww
(High to Low)
(Control Signal)
Q2
R2
SW=24V IRL3303
1K
LED_VCCS(Typ)
47K C2
VR1
C1
0.01uF
1uF
.tw
om
Note (2)
d.c
If PWM control frequency is applied in the range less than 1KHz, the “waterfall” phenomenon on
the screen may be found. To avoid the issue, it’s a suggestion that PWM control frequency should
follow the criterion as below.
PWM control frequency f PWM should be in the range
( N 0.33) f fPWM ( N 0.66) f
slc
N : Integer ( N 3)
f : Frame rate
Note (3) The specified LED power supply current is under the conditions at “LED_VCCS = Typ.”, Ta = 25
w.y
Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low,
slight brightness change might be observed.
.tw
Supply Current
Power Consumption PL - 3.19 3.3 W (3)
LED Life Time LBL 15000 - - Hrs (4)
Note (1) LED current is measured by utilizing a high frequency current meter as shown below :
om
VL, IL
LED
Light Bar
d.c
Light Bar Feedback
Channels 5s x 10p
slc
Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with
current balancing function to drive LED light-bar.
Note (3) PL = IL ×VL (Without LED converter transfer efficiency)
Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25
w.y
±2 oC and IL = 22 mA (Per EA) until the brightness becomes ≦ 50% of its original value.
ww
.tw
Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard
Version1. Revision 1a and VESA Embedded DisplayPortTM Standard Version 1.2. There are
many optional items described in eDP1.2. If some optional item is requested, please contact us.
VD+
om
VCM |VID|
VD-
Single Ended
0V
(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor
d.c
(C_Aux_Source) should be placed on the source device.
slc
w.y
(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling
Capacitor (C_ML_Source) should be placed on the source device.
ww
(4) The source device should pass the test criteria described in DisplayPortCompliance Test
Specification (CTS) 1.1
.tw
R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0
Black 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0
Green 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0
Basic Blue 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1
Colors Cyan 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
Magenta 1 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1
Yellow 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0
om
White 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Red(0)/Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Red(1) 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
Gray Red(2) 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
Scale : : : : : : : : : : : : : : : : : : :
Of : : : : : : : : : : : : : : : : : : :
Red Red(61) 1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0
Red(62) 1 1 1 1
d.c
1 0 0 0 0 0 0 0 0 0 0 0 0 0
Red(63) 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0
Green(0)/Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Green(1) 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
Gray Green(2) 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
Scale : : : : : : : : : : : : : : : : : : :
Of : : : : : : : : : : : : : : : : : : :
slc
Green Green(61) 0 0 0 0 0 0 1 1 1 1 0 1 0 0 0 0 0 0
Green(62) 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0
Green(63) 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0
Blue(0)/Dark 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Blue(1) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Gray Blue(2) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
w.y
Scale : : : : : : : : : : : : : : : : : : :
Of : : : : : : : : : : : : : : : : : : :
Blue Blue(61) 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 1
Blue(62) 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 0
Blue(63) 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1
Note (1) 0: Low Level Voltage, 1: High Level Voltage
ww
.tw
Vertical Active Blanking Period TVB TV-TVD 52 TV-TVD TH -
DE
Horizontal Total Time TH 2240 2250 2260 Tc -
Horizontal Active Display Period THD 1920 1920 1920 Tc -
Horizontal Active Blanking Period THB TH-THD 330 TH-THD Tc -
Note (1) The panel can operate at 60Hz normal mode and power saving mode, respectively. All reliability tests
are based on specific timing of 60Hz refresh rate. We can only assure the panel’s electrical function at
om
power saving mode.
Tv
TVD
d.c
DE
TH
slc
DCLK
TC THD
DE
w.y
DATA
ww
.tw
t12
t10
t2
t3
om
-HPD from Sink
0V
Link
-Main Link Data Idle Valid Video Data Idle or off
Training
t5 t6 t8 t9
slc
90% 90%
- Power Supply for
LED Converter, 10% 10%
LED_VCCS 0V
tA tB
tC tD
w.y
- LED Converter
Dimming Signal, 0V
LED_PWM
tE tF
- LED Converter
Enable Signal, 0V
LED_EN
ww
Timing Specifications:
Reqd. Value
Parameter Description Unit Notes
By Min Max
t1 Power rail rise time, 10% to 90% Source 0.5 10 ms -
Automatic Black Video
generation prevents
Delay from LCD,VCCS to black display noise until valid
t2 Sink 0 200 ms video data is received
video generation
.tw
from the Source (see
Notes:2 and 3 below)
Sink AUX Channel
Delay from LCD,VCCS to HPD must be operational
t3 Sink 0 200 ms upon HPD high (see
high
Note:4 below )
Allows for Source to
Delay from HPD high to link
t4 Source 0 - ms read Link capability and
training initialization
om
initialize
Dependant on Source
t5 Link training duration Source 0 - ms link training protocol
Min Accounts for
required BS-Idle
t6 Link idle Source 0 - ms pattern. Max allows for
Source frame
synchronization
Max value allows for
d.c Sink to validate video
data and timing. At the
end of T7, Sink will
indicate the detection of
Delay from valid video data from valid video data by
t7 Sink 0 50 ms
Source to video on display setting the
SINK_STATUS bit to
slc
logic 1 (DPCD 00205h,
bit 0), and Sink will no
longer generate
automatic Black Video
Source must assure
display video is stable
Delay from valid video data from
t8 Source 80 - ms *: Recommended by
w.y
.tw
LED power falling
Delay from LED dimming signal to
tE Source 0 - ms -
LED enable signal
Delay from LED enable signal to
tF Source 0 - ms -
LED dimming signal
Note (1) Please don’t plug or unplug the interface cable when system is turned on.
Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must
om
automatically enable Black Video under the following conditions:
- Upon LCDVCC power-on (within T2 max)
- When the “NoVideoStream_Flag” (VB-ID Bit 3) is received from the Source (at the end of T9)
Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in
d.c
Note (2), above, for system development and debugging purposes.
Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC
power-on without causing damage to the Sink device (the Source can re-try if the Sink is not
ready). The Sink must be able to response to an AUX Channel transaction with the time specified
within T3 max.
slc
w.y
ww
5. OPTICAL CHARACTERISTICS
5.1 TEST CONDITIONS
Item Symbol Value Unit
o
Ambient Temperature Ta 252 C
Ambient Humidity Ha 5010 %RH
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
.tw
LED Light Bar Input Current IL 110 mA
The measurement methods of optical characteristics are shown in Section 5.2. The following items
should be measured under the test conditions described in Section 5.1 and stable environment shown in
Note (5).
om
5.2 OPTICAL SPECIFICATIONS
Item Symbol Condition Min. Typ. Max. Unit Note
(2),
Contrast Ratio CR 400 500 - -
(5) ,(7)
TR - 3 8 ms
Response Time (3) ,(7)
TF - 8 13 ms
d.c (4),
Average Luminance of White LAVE 187 220 - cd/m2
(6) ,(7)
Rx x=0, Y =0 0.673 -
Red
Ry Viewing Normal Angle 0.309 -
Gx 0.266 -
Green
Color Gy Typ – 0.674 Typ + -
(1) ,(7)
slc
Chromaticity Bx 0.03 0.156 0.03 -
Blue
By 0.047 -
Wx 0.313 -
White
Wy 0.329 -
x+ 80 85 -
Horizontal
w.y
x- 80 85 - (1),(5) ,
Viewing Angle CR10 Deg.
Y+ 15 20 - (7)
Vertical
Y- 30 35 -
W 5p 1.25 (5),(6) ,
White Variation of 5 Points x=0, Y =0
W 13p 1.50 (7)
ww
Normal
x = y = 0º
y- y
.tw
X- = 90º x- 12 o’clock direction
y+
x y+ = 90º
x
om
6 o’clock
y- x+ X+ = 90º
y- = 90º
100%
90%
Optical
Response
Gray Level 0
ww
10%
0%
Time
TR TF
66.67 ms 66.67 ms
.tw
LCD Module
LCD Panel
om
Center of the Screen
Light Shield Room
500 mm
(Ambient Luminance < 2 lux)
d.c
Note (6) Definition of White Variation (W):
Measure the luminance of gray level 63 at 5 points
slc
W 5p = {Maximum [L (1) ~ L (5)] / Minimum [L (1) ~ L (5)]}*100%
W 13p = Maximum [L(1) ~ L(13)] / Minimum [L(1) ~ L(13)] *100%
10mm
w.y
6 7 8
H/4
2 3
X : Test Point
H/4
X=1 to 13
9 1 10
H
ww H/4
4 5
H/4
11 12 13
10mm 10mm
10mm
.tw
High Temperature Operation Test 50ºC, 240 hours (1) (2)
Low Temperature Operation Test 0ºC, 240 hours
om
150pF, 330Ω, 1sec/cycle
ESD Test (Operation) Condition 1 : Contact Discharge, ±8KV (1)
Condition 2 : Air Discharge, ±15KV
Profile(a) :
+25°C/ 50% R.H.(2hrs)-> transition(2hrs) -> -20°C/ No
R.H.(12hrs) -> transition(4hrs)
-> +43°C/ 80% R.H.(12hrs) -> transition(3hrs) -> +60°C/
slc
20% R.H.(12 Hrs) ->
transition(2hrs) -> +25°C/ 50% R.H.(2hr)
Profile (b) :
Cycle 1 (54hrs) : +25°C/ 50% R.H.(2hrs) -> transition(3hrs)
w.y
Note (1) criteria : Normal display image with no obvious non-uniformity and no line defect.
Note (2) Evaluation should be tested after storage at room temperature for more than two hour
Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough
so that the module would not be twisted or bent by the fixture.
Profile(a):
.tw
om
d.c
Profile (b) :
slc
w.y
ww
7. PACKING
7.1 MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.
N156HGE-EAL
.tw
XXXXXXXYMDLNNNN
om
(b) Revision: Rev. XX, for example: C1, C2 …etc.
(c) Serial ID: X X X X X X X Y M D X N N N N
Serial No.
INX Internal Use
Year, Month, Date
d.c INX Internal Use
Revision
INX Internal Use
7.2 CARTON
.tw
om
d.c
slc
7.3 PALLET
.tw
om
d.c
slc
.tw
om
d.c
slc
Figure. 7-3 Un-Packing method
w.y
ww
8. PRECAUTIONS
8.1 HANDLING PRECAUTIONS
(1) The module should be assembled into the system firmly by using every mounting hole. Be careful
not to twist or bend the module.
(2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause
electrical short or damage the polarizer.
.tw
(3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and
assembly process.
(4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer
is very soft and easily scratched.
om
(5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not
use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It
might permanently damage the polarizer due to chemical reaction.
(6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel
for a long time.
d.c
(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In
case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
(8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
(9) Do not disassemble the module.
slc
(10) Do not pull or fold the LED wire.
(11) Pins of I/F connector should not be touched directly with bare hands.
(1) High temperature or humidity may reduce the performance of module. Please store LCD module
within the specified storage conditions.
(2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may
damage LCD module when it is operating.
(3) It may reduce the display quality if the ambient temperature is lower than 10 ºC. For example, the
ww
response time will become slowly, and the starting voltage of LED will be higher than the room
temperature.
.tw
2 2 Header FF 11111111
3 3 Header FF 11111111
4 4 Header FF 11111111
5 5 Header FF 11111111
6 6 Header FF 11111111
om
7 7 Header 00 00000000
8 8 EISA ID manufacturer name ("CMN") 0D 00001101
9 9 EISA ID manufacturer name AE 10101110
10 0A ID product code (LSB) D2 11010010
11 0B ID product code (MSB) 15 00010101
12 0C ID S/N (fixed "0") 00 00000000
13 0D ID S/N (fixed "0") 00 00000000
d.c
14 0E ID S/N (fixed "0") 00 00000000
15 0F ID S/N (fixed "0") 00 00000000
16 10 Week of manufacture (fixed week code) 12 00010010
17 11 Year of manufacture (fixed year code) 19 00011001
18 12 EDID structure version ("1") 01 00000001
slc
19 13 EDID revision ("4") 04 00000100
20 14 Video I/P definition ("Digital") 95 10010101
21 15 Active area horizontal (“34.416cm“) 22 00100010
22 16 Active area vertical (“19.359cm“) 13 00010011
23 17 Display Gamma (Gamma = "2.2") 78 01111000
w.y
AC
31 1F Bx=0.156 28 00101000
32 20 By=0.047 0C 00001100
33 21 Wx=0.313 50 01010000
34 22 Wy=0.329 54 01010100
35 23 Established timings 1 00 00000000
36 24 Established timings 2 00 00000000
37 25 Manufacturer's reserved timings 00 00000000
38 26 Standard timing ID # 1 01 00000001
39 27 Standard timing ID # 1 01 00000001
40 28 Standard timing ID # 2 01 00000001
41 29 Standard timing ID # 2 01 00000001
.tw
49 31 Standard timing ID # 6 01 00000001
50 32 Standard timing ID # 7 01 00000001
51 33 Standard timing ID # 7 01 00000001
52 34 Standard timing ID # 8 01 00000001
53 35 Standard timing ID # 8 01 00000001
54 36 Detailed timing description # 1 Pixel clock ("152.84MHz") B4 10110100
om
55 37 # 1 Pixel clock (hex LSB first) 3B 00111011
56 38 # 1 H active ("1920") 80 10000000
57 39 # 1 H blank ("330") 4A 01001010
58 3A # 1 H active : H blank 71 01110001
59 3B # 1 V active ("1080") 38 00111000
60 3C # 1 V blank ("52") 34 00110100
61 3D
d.c
# 1 V active : V blank 40 01000000
62 3E # 1 H sync offset ("100") 64 01100100
63 3F # 1 H sync pulse width ("66") 42 01000010
64 40 # 1 V sync offset : V sync pulse width ("6 : 10") 6A 01101010
65 41 # 1 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000
slc
66 42 # 1 H image size (“344 mm“) 58 01011000
67 43 # 1 V image size (“193 mm“) C1 11000001
68 44 # 1 H image size : V image size 10 00010000
69 45 # 1 H boarder ("0") 00 00000000
70 46 # 1 V boarder ("0") 00 00000000
w.y
.tw
96 60 # 3 Character of string ("M") 4D 01001101
97 61 # 3 Character of string ("N") 4E 01001110
98 62 # 3 New line character indicates end of ASCII string 0A 00001010
99 63 # 3 Padding with "Blank" character 20 00100000
100 64 # 3 Padding with "Blank" character 20 00100000
101 65 # 3 Padding with "Blank" character 20 00100000
om
102 66 # 3 Padding with "Blank" character 20 00100000
103 67 # 3 Padding with "Blank" character 20 00100000
104 68 # 3 Padding with "Blank" character 20 00100000
105 69 # 3 Padding with "Blank" character 20 00100000
106 6A # 3 Padding with "Blank" character 20 00100000
107 6B # 3 Padding with "Blank" character 20 00100000
108 6C
d.c
Detailed timing description # 4 00 00000000
109 6D # 4 Flag 00 00000000
110 6E # 4 Reserved 00 00000000
111 6F # 4 ASCII string Model Name FE 11111110
112 70 # 4 Flag 00 00000000
113 71 # 4 Character of Model name ("N") 4E 01001110
slc
114 72 # 4 Character of Model name ("1") 31 00110001
115 73 # 4 Character of Model name ("5") 35 00110101
116 74 # 4 Character of Model name ("6") 36 00110110
117 75 # 4 Character of Model name ("H") 48 01001000
118 76 # 4 Character of Model name ("G") 47 01000111
w.y
Appendix. OUTLINE
DRAWING
.tw
om
d.c
slc
w.y
ww
.tw
om
d.c
slc
w.y
ww
.tw
om
System cover including front and rear cover may deform during reliability test. Permanent
deformation of system front and rear cover after reliability test should not interfere with
panel. Because it may cause issues such as pooling, abnormal display, white spot, and also
cell crack.
Definition
d.c
Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer
for collaboration design. We can help to verify and pass risk assessment for customer
reference.
A : 0.6mm MIN
ww
Gap between panel’s maximum thickness boundary & system’s inner surface components
such as wire, cable, extrusion is needed for preventing from backpack or pogo test fail.
Because zero gap or interference may cause stress concentration. Issues such as pooling,
abnormal display, white spot, and cell crack may occur.
Maximum flatness of panel and system rear-cover should be taken into account for gap
Definition
design.
Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer
for collaboration design. We can help to verify and pass risk assessment for customer
reference.
B : 2.0mm MIN
.tw
om
Gap between panel & protrusions is needed to prevent shock test failure. Because
protrusions with small gap may hit panel during the test. Issue such as cell crack, abnormal
display may occur.
The gap should be large enough to absorb the maximum displacement during the test.
Definition
Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer
d.c
for collaboration design. We can help to verify and pass risk assessment for customer
reference.
C : 0.1mm MIN
slc
w.y
ww
Gap between system front-cover & panel surface is needed to prevent pooling or glass
broken. Zero gap or interference such as burr and warpage from mold frame may cause
pooling issue near system font-cover opening edge. This phenomenon is obvious during
swing test, hinge test, knock test, or during pooling inspection procedure.
To remain sufficient gap, design with system rib higher than maximum panel thickness is
Definition
recommended.
Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer
for collaboration design. We can help to verify and pass risk assessment for customer
reference.
D2 : 2.0mm MIN
.tw
5 Interference examination of antenna cable and WebCam wire
om
d.c
Antenna cable or WebCam wire should not overlap with panel outline. Because issue such
as abnormal display & white spot after backpack test, hinge test, twist test or pogo test may
occur.
Definition Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer
for collaboration design. We can help to verify and pass risk assessment for customer
slc
reference.
Definition Burr at logo edge, steps, protrusions or PCB board may cause stress concentration. White
spot or glass broken issue may occur during reliability test.
ww
.tw
Definition To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack
test, tape/sponge should be well covered under panel rear-cover. Because tape/sponge in
om
separate location may act as pressure concentration location.
Definition To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack
test, sharp edge design in keyboard surface may damage panel during the test. We suggest
ww
to use slope edge design, or to reduce the thickness difference of keyboard/mouse pad from
the nearby surface.
.tw
om
Definition Screw boss height should be designed with respect to the height of bracket bottom surface
to panel bottom surface + flatness change of panel itself. Because gap will exist between
screw boss and bracket, if the screw boss height is smaller. As result while fastening screw,
bracket will deformed and pooling issue may occur.
Definition To prevent panel crack during system front-cover assembly process with hook design, it is
not recommended to press panel or any location that related directly to the panel.
w.y
12 Assembly SOP examination for system front-cover with Double tape design
ww
Definition To prevent panel crack during system front-cover assembly process with double tape
design, it is only allowed to give slight pressure (MAX 3 Kgf/50mm2) with large contact area.
This can help to distribute the stress and prevent stress concentration. We also suggest
putting the system on a flat surface stage to prevent unequal stress distribution during the
assembly.
.tw
Definition To prevent system front-cover peeling at double tape contact area, Height difference
between system front-cover assembly reference such as wall or components stack (wire,
spacer) and double tape top surface must be less than 0.05mm.
14 Touch Application : TP and LCD Module Combination for White Line Prevention
om
d.c
slc
w.y
ww
.tw
Definition For using in Touch Application: to prevent White Line appears between TP and LCD module
combination, the maximum inspection angle location must not fall onto LCD polarizer edge,
otherwise light line near edge of polarizer will be appear.
Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing
tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must
be considered with respect to LCD module’s Polarizer edge location and tolerance. This
om
consideration must be taken at all four edges separately.
The goal is to find parameters combination that allow maximum inspection angle falls inside
polarizer black margin area.
Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D
Outline Drawing (“AA ~Outline“ - “CF Pol~Outline”).
Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above
on each side, we can help to verify and pass the white line risk assessment for customer
reference.
d.c
15 Color of system front-cover material
slc
w.y
Definition To prevent light leakage is seen at system front-cover due to material transparency, we
suggest using dark color material (black) for system front-cover design.
ww
.tw
Definition
om
To maintain gap E (gap of system front-cover to LCD module) in its inspection spec,
especially at location with maximum LCD deformation (center of LCD length), we
recommend adding spacer with design gap A smaller or equal to gap E.
d.c
The allowable spacer mating location is on module metal frame outside LCD Active-Area.
Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer
for collaboration design. We can help to verify and pass risk assessment for customer
reference.
slc
w.y
ww