Scribd
Upload
38 views4 pages

EXPERIMENT No 3

This experiment aimed to design and analyze a digital SR latch circuit using NAND gates. The objectives were to build the SR latch, investigate its set and reset operations, and analyze its stability. The procedure involved constructing the SR latch with cross-coupled NAND gates, powering the circuit, and observing its behavior under different input conditions. The results demonstrated how the SR latch stores information and its importance as a basic component of digital circuits.

Uploaded by

Mirazur Rahman Nayon Sheikh
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
38 views4 pages

EXPERIMENT No 3

This experiment aimed to design and analyze a digital SR latch circuit using NAND gates. The objectives were to build the SR latch, investigate its set and reset operations, and analyze its stability. The procedure involved constructing the SR latch with cross-coupled NAND gates, powering the circuit, and observing its behavior under different input conditions. The results demonstrated how the SR latch stores information and its importance as a basic component of digital circuits.

Uploaded by

Mirazur Rahman Nayon Sheikh
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

Experiment No: 03

Experiment Name: Design and Analysis of a Digital Latch


Circuit.

Objectives: The main objectives of this lab are given below:


1. Design an SR latch using NAND gates.
2. Investigate the operation of the SR latch during set and reset
operations.
3. Analyze the stability and behavior of the SR latch.

Introduction:
Digital latches are essential components in digital circuits, providing
memory storage and sequential logic capabilities. The SR latch, with Set
(S) and Reset (R) inputs, is a basic form of latch. This experiment
focuses on designing an SR latch using NAND gates and analyzing its
behavior.
Apparatus Required:
 2 NAND gates
 2 Cross-coupled NAND gates
 Resistors, if necessary
 Breadboard
 Power supply
 Oscilloscope (optional)
Procedure:

SR Latch Design:
1. Connect the output of one NOR gate to the input of the other in a
cross-coupled configuration.
2. Connect the Set (S) input to one NAND gate and the Reset (R)
input to the other NAND gate.
3. Connect the outputs of the NAND gates to the inputs of the NOR
gates.

Experimental Procedure:
1. Power the circuit.
2. Set both S and R inputs to 0 initially.
3. Observe and record the output.
4. Apply a 1 to the Set (S) input and observe the output change.
5. Apply a 1 to the Reset (R) input and observe the output change.
6. Analyze the latch behavior under different input conditions.
Circuit Diagram:

Fig: SR Latch
Truth table:
_
S R Q Q
0 0 Invalid Invalid

1 0 1 0

0 1 0 1

1 1 No Change No Change

Conclusion:
Summarize the key findings, emphasizing the importance of the SR latch in digital
systems. Discuss implications and potential applications. The SR latch circuit
constructed using NAND gates was successfully designed and analyzed in this
experiment. The objectives of the experiment were to understand the behavior of
the SR latch, investigate its stability during set and reset operations, and analyze its
practical applications in digital systems.

References:
Cite relevant sources, textbooks, or articles that contributed to the
understanding and design of the digital latch circuit.
[Include any external sources or textbooks referenced]

You might also like