Hamming Code
Hamming Code
Abstract
This paper generally introduces to the method that is used for error control coding and particularly about
Hamming Codes. Theoretical generation of codes is done using the formula and hardware implementation is
done in Verilog (Hardware Description Language) using Xilinx Vivado Design Suite. Waveforms are given in
which the code generation can be seen.
Keywords: Error Control Coding, Hamming Code, VLSI, Encryption, Verilog.
--------------------------------------------------------------------------------------------------------------------------------------
Date of Submission: 28-12-2021 Date of acceptance: 07-01-2022
--------------------------------------------------------------------------------------------------------------------------------------
I. INTRODUCTION
As we all are moving towards globalization of technology where dependency of human beings on
technology keeps increasing day by day. The advancements in the technology brings all of us on a single
platform i.e., Internet. Communication is made easy with the help of Internet and multimedia. The information
can be shared by anyone and can be accessed from different parts of the world immediately and easily, one of
the most important thing to be kept in mind is the proper transmission of information. Cyber theft is increasing
and different ways to hack and crack the digital systems are made, so there is a need for encryption and
decryption techniques to properly transmit data from transmitter to receiver. In digital Communication, Error
Control Coding is the most effective way for encrypting the data for proper transmission.
www.ijres.org 69 | Page
Verilog Implementation of Hamming Code for Error Control Coding
Let the Generator Matrix be ‘G’. It has two sub matrices namely, Identity Matrix (Ik) & Parity matrix (Pk). When
some data is multiplied with the identity matrix then same data is obtained, hence the name given is Identity
Matrix. Parity matrix is used to derive the parity bits in the codeword.
www.ijres.org 70 | Page
Verilog Implementation of Hamming Code for Error Control Coding
Solving, we get
C=0101100
Fig. Possible data words and Codewords for the given parity
www.ijres.org 71 | Page
Verilog Implementation of Hamming Code for Error Control Coding
V. HARDWARE IMPLEMENTATION
Modelling the circuit to generate codewords in Verilog HDL.
Tool Used – Xilinx Vivado Design Suite (2021.2 Edition)
www.ijres.org 72 | Page
Verilog Implementation of Hamming Code for Error Control Coding
5.3 Waveform
The codewords that are generated by simulating the Verilog code can be seen in the waveform below.
VI. CONCLUSION
Thus, codewords can be generated using the linear block code method which is then transmitted so that
the encrypted information is safe and can be decoded at the receiver side. The main advantage of this method is
that we do not need to retransmit the information if error is detected. This method will automatically correct the
error. The future-work should provide insights into design of complete Circuit used for detecting and correcting
errors.
REFERENCES
[1]. Ambadas balu shinde, “Implementation of linear block code for Digital Communication System using Configurable FPGA”
Conference paper–January 2010. PVP Institute of Technology India.
[2]. R. W. Hamming. “Error detecting and error correcting codes” Bell System technical journal, vol. 29, no. 2, pp. 147–160, 1950.
[3]. A. Mazumdar and A. S. Rawat On “Adversarial Joint Source Channel Coding”. Information Theory Proceedings (ISIT), 2015 IEEE
International Symposium on. IEEE, 2015.
[4]. Arash Ahmadpour and A. Ahadpour Shal (2009) “A Novel formulation of hamming code” Conference Paper. Conference ID:
ECTI-CON 2009.
www.ijres.org 73 | Page