The Integrator D800dc5a
The Integrator D800dc5a
The Integrator circuit is also known as integration amplifier. Integrator circuits form an
important part of op-amp applications. Here we discuss the ideal integrator and its
drawback and then we extend our discussion to practical integrator and see how
practical integrator removes the drawbacks of an ideal integrator.
Construction:
Current through resistor ( say i1) = current through the feedback capacitor (if)
i1 = iF
From the basic understanding of network concepts, current through capacitor is given
by
𝑑𝑑𝑣𝑣𝑐𝑐
𝑖𝑖𝐶𝐶 = 𝐶𝐶 𝑑𝑑𝑑𝑑
1|Page
𝑣𝑣𝑖𝑖𝑖𝑖 −𝑂𝑂 𝑑𝑑
𝑅𝑅1
= 𝐶𝐶𝐹𝐹 𝑑𝑑𝑑𝑑 (0 − 𝑣𝑣𝑜𝑜 )
𝑣𝑣𝑖𝑖𝑖𝑖 𝑑𝑑
= −𝐶𝐶𝐹𝐹 𝑑𝑑𝑑𝑑 𝑣𝑣0
𝑅𝑅1
𝑣𝑣
∫ 𝑅𝑅𝑖𝑖𝑖𝑖 𝑑𝑑𝑑𝑑 = ∫ −𝐶𝐶𝐹𝐹 𝑑𝑑𝑣𝑣0
1
Points to Note:
Input Output
Step Ramp
Square wave Triangular wave
Sine wave Cosine Wave
Ques 1. The figure shows an input waveform to an ideal capacitor circuit . Draw the
output waveform assuming op-amp does not get saturated and RC = 1.
2|Page
Solution:
vin = A
V0 = -At
Ques 2. The figure shows an input waveform to an ideal capacitor circuit . Draw the
output waveform assuming op-amp does not get saturated and RC = 1.
Solution:
3|Page
vin = A
V0 = -At
Ques 3. If the input to the integrator is Square waveform, then the output waveform is:
a)
b)
4|Page
c)
d)
Ans. C
Solution:
As the positive level of input voltage comes ( 0 to T/2) , the capacitor charges.
5|Page
Hence the correct waveform is
• Bias current charges the capacitor and gives error in output voltage.
• The error voltage may put op-amp in saturation.
• Very small bandwidth of ideal integrator limits the frequency range.
Frequency Response of an Ideal Integrator:
𝑉𝑉𝑜𝑜 (𝑠𝑠) −1
= 𝑠𝑠𝑠𝑠𝑅𝑅
𝑉𝑉𝑖𝑖𝑖𝑖 (𝑠𝑠) 1
Substitute s = jω and ω = 2 π f
6|Page
𝑉𝑉𝑜𝑜 (𝑠𝑠) −1
= 𝑗𝑗2𝜋𝜋𝜋𝜋𝑅𝑅
𝑉𝑉𝑖𝑖𝑖𝑖 (𝑠𝑠) 1 𝐶𝐶
1
𝑓𝑓𝑏𝑏 = 2𝜋𝜋𝑅𝑅
1 𝐶𝐶
From (1):
When f = 0
𝑉𝑉
�𝑉𝑉 𝑜𝑜 � = ∞ , practically the gain in limited by the open loop gain of practical op-amp
𝑖𝑖𝑖𝑖
Hence an ideal integrator is unstable at low frequency because of large gain, which may
drive op-amp into saturation.
Practical Integrator
Construction:
• The figure shows the modified ideal integrator to make practical integrator.
7|Page
A feedback resistance RF is added which reduces the gain at low frequencies.
Apply Nodal:
Total incoming current through resistor R1 (I) = Current through capacitor + Current
through feedback resistor
I = I1 + I2
𝑣𝑣𝑖𝑖𝑖𝑖 −𝐶𝐶𝐶𝐶𝑣𝑣𝑜𝑜 𝑣𝑣
= − 𝑅𝑅𝑜𝑜
𝑅𝑅1 𝑑𝑑𝑑𝑑 𝐹𝐹
𝑣𝑣𝑖𝑖𝑖𝑖 1
= − �𝑠𝑠𝑠𝑠 + 𝑅𝑅 � 𝑣𝑣𝑜𝑜 (𝑠𝑠)
𝑅𝑅1 𝐹𝐹
𝑅𝑅
𝑣𝑣𝑜𝑜 − 𝐹𝐹
𝑅𝑅
= (1+𝑠𝑠𝑠𝑠1𝑅𝑅
𝑣𝑣𝑖𝑖𝑖𝑖 𝐹𝐹 )
Substitute s = jω and ω = 2 π f
−𝑅𝑅𝐹𝐹
𝑣𝑣𝑜𝑜 𝑅𝑅1
=
𝑣𝑣𝑖𝑖𝑖𝑖 1+𝑗𝑗2𝜋𝜋𝜋𝜋 𝐶𝐶𝑅𝑅𝐹𝐹
8|Page
1
Let 2𝜋𝜋𝜋𝜋𝑅𝑅𝐹𝐹
= 𝑓𝑓𝑎𝑎
𝑅𝑅
𝑣𝑣𝑜𝑜 − 𝑅𝑅𝐹𝐹
1
=
𝑣𝑣𝑖𝑖𝑖𝑖 𝑓𝑓
1 + 𝑗𝑗
𝑓𝑓𝑎𝑎
1
𝑤𝑤ℎ𝑒𝑒𝑒𝑒𝑒𝑒 𝑓𝑓𝑎𝑎 = 2𝜋𝜋𝜋𝜋𝑅𝑅 is known as break frequency or corner frequency of a practical
𝑓𝑓
integrator.
Magnitude:
𝑅𝑅𝐹𝐹
𝑅𝑅1
|𝐴𝐴| =
2
�1+� 𝑓𝑓 �
𝑓𝑓𝑎𝑎
Point to Note:
𝑎𝑎𝑎𝑎 𝑓𝑓 = 𝑓𝑓𝑎𝑎
1 𝑅𝑅
𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺 = |𝐴𝐴| = �𝑅𝑅𝐹𝐹�
√2 1
9|Page
It is here to note the two important frequencies fa, the corner frequency and fb , the unity
gain frequency.
It is between these two frequencies fa and fb where the circuit works as an Integrator
Input signal will be integrated properly when time period of the input signal (T) follows:
T ≥ RFCF
where
1
𝑅𝑅𝐹𝐹 𝐶𝐶𝐹𝐹 = 2𝜋𝜋𝑓𝑓
𝑎𝑎
As a rule of thumb, the input frequency ‘ f ’ and corner frequency should follow
f ≥ 10 fa
Ques 4. If the time period of an ideal integrator is 2 sec. The time after which
Integrator will saturate if the input signal is shown below is:
10 | P a g e
Answer: 7.5 sec
Solution:
−1 𝑡𝑡
𝑣𝑣𝑜𝑜 (𝑡𝑡) = 𝑅𝑅𝐶𝐶 ∫0 𝑣𝑣𝑖𝑖𝑖𝑖 𝑑𝑑𝑑𝑑
−1 𝑡𝑡
= 2
∫0 4 𝑑𝑑𝑑𝑑
⇒ -2t = -15
t = 7.5 sec
Hope this article on Op-amp Integrator was helpful for you to prepare for your trade. If
you have any queries then do mention in the comments section.
You can also check related articles from the below links-
As we all know, practice is the key to success. Therefore, boost your preparation by
starting your practice now.
11 | P a g e