0% found this document useful (0 votes)
37 views6 pages

Ijeetc Jit 44 Pe - 165 - (305 310)

The document discusses an interleaved boost converter with two boost converters connected in parallel with a 180 degree phase shift. It proposes an IBC design for input voltages of 15V and 60V to increase efficiency and reliability. Simulation results show the converter can boost the input voltage to the desired output voltage with low current ripple.

Uploaded by

JM4 - A
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
37 views6 pages

Ijeetc Jit 44 Pe - 165 - (305 310)

The document discusses an interleaved boost converter with two boost converters connected in parallel with a 180 degree phase shift. It proposes an IBC design for input voltages of 15V and 60V to increase efficiency and reliability. Simulation results show the converter can boost the input voltage to the desired output voltage with low current ripple.

Uploaded by

JM4 - A
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 6

Int. J. Elec&Electr.Eng&Telecoms.

2015 Rashmi B Kananthoor and Bharathi A Rao, 2015

ISSN 2319 – 2518 www.ijeetc.com


Special Issue, Vol. 1, No. 1, March 2015
National Level Technical Conference P&E- BiDD-2015
© 2015 IJEETC. All Rights Reserved
Research Paper

INTERLEAVED BOOST CONVERTER


Rashmi B Kananthoor1* and Bharathi A Rao1

*Corresponding Author: Rashmi B Kananthoor,  [email protected]

Interleaved boost converter is a converter where boost converters are connected in parallel. In
this paper a IBC for input voltage of 15 V and 60 V is proposed. The topology is used to increase
the efficiency and reliability.

Keywords: Interleaved boost converter, Continuous Conduction Mode (CCM), Total Harmonic
Distortion (THD)

INTRODUCTION and as the two devices are phase shifted by


The Interleaved Boost Converter (IBC) 180°, the input current ripples are small.
consists of two boost converters connected in The proposed interleaved boost converter
parallel with a 180° phase delay, and operating is as shown in Figure 1.
at the same frequency. The IBC has better
characteristics when compared to a boost Figure 1: Block Diagram of the Proposed
converter with improved efficiency, reduced Interleaved Boost Converter

size, greater reliability and lower Total


Harmonic Distortions (THD). The gating pulses
of the two switches in the converter are shifted
by a phase difference of 360/n where n is the
number of parallel boost converters.
The converter considered is operating in
Continuous Conduction Mode (CCM) which
results in lower input peak current (amplitude) The input is an unregulated DC voltage,
and less conduction losses. It operates at which is obtained by rectifying line voltage. DC-
larger duty cycle say 0.5 due to high output DC converters are switched mode DC to DC
voltage and low input voltage. The input current converter and are used to convert unregulated
for the IBC is the sum of each inductor currents DC input to controlled DC output. The IBC
1
Department of Electrical and Electronics, St. Joseph Engineering College, Vamanjoor, India.

305
Int. J. Elec&Electr.Eng&Telecoms. 2015 Rashmi B Kananthoor and Bharathi A Rao, 2015

consists of two boost converters in parallel with inductor L1. When S1 is turned OFF, diode
a phase delay of 180° operating in CCM mode. D1 conducts and the stored energy in the
The converter uses two MOSFET switches, two inductor ramps down with a slope based on
inductors, two diodes, one capacitor and a the difference between the input and output
resistive load. voltage. The inductor starts to discharge and
transfer the current via the diode to the load.
PROPOSED TOPOLOGY After a half switching cycle of S1, S2 is also
Proposed IBC turned ON completing the same cycle of
The circuit diagram and the ideal waveforms events. Since both the power channels are
of the currents in the inductors L1 and L2 for combined at the output capacitor, the effective
interleaved boost converter operating at CCM ripple frequency is twice than that of a single-
are shown in Figures 2 and 3. phase boost converter. The amplitude of the
input current ripple is small.
Figure 2: Interleaved Boost Converter
Design Parameters
Boost Ratio
The boosting ratio of the converter is a function
of the duty ratio. It is same as in conventional
boost converter. It is defined as:
1
=
1−

where Vo is the output voltage, Vin is the input


Figure 3: Ideal Waveforms of Inductor voltage and D is the duty ratio.
Currents for IBC in CCM
Input Current
The input current can be calculated by the input
power and the input voltage.

where Pin is the input power and Vin is the


input voltage.

Inductor Current Ripple Peak-To-


Peak Amplitude

∆ 1, 2 =

When the device S1 is turned ON, the where is the fs switching frequency, D is the
current in the inductor iL1 increases linearly. duty cycle, Vin is the input voltage and L is the
During this period energy is stored in the inductance.

306
Int. J. Elec&Electr.Eng&Telecoms. 2015 Rashmi B Kananthoor and Bharathi A Rao, 2015

Selection of Inductor and SIMULATION AND RESULTS


Capacitor
Using MATLAB/SIMULINK the simulation of
The operation of IBC, the inductor is used to interleaved boost converter is performed. The
transform the energy from the input voltage to waveforms of the input voltage, output voltage,
the inductor current and to convert it back from inductor currents, and voltage ripple are shown.
the inductor current to the output voltage. As
per the principle the two inductors are identical Open Loop Simulation
in order to balance the current in the two boost For Vin = 60 V, D = 0.5
converters. The open loop simulation circuit is shown in
Figure 4, Input voltage Vin = 60 V, Duty cycle =
The value of the inductor can be found out
0.5, Inductances L 1 and L 2 = 1.25 mH,
by the following formula
Capacitance Co = 330, Resistance Ro = 120
∗ , switching frequency = 100 KHz. Output
=
∆ ∗ voltage of approximately 120 V is obtained.
MOSFET switches are used because of its
where Vs represents the source voltage and
high commutation speed and high efficiency
Il represents the inductor current ripple, D
at low voltages.
represents the duty ratio. The value of the
capacitor is given by the formula Figure 4: Open Loop Simlation Circuit
for IBC

=
∗∆

where Vo represents the output voltage (V), D


represents the duty ratio, R represents the
resistance and Vo represents the change in
the output voltage.

Parameters Considered
The value of the parameters considered in the
simlation is shown in Table 1.
Figure 5: Waveforms for Output and Input
Table 1: Parameters Considered Voltage

Parameter Symbol Value Unit


Input Voltage V in 60 15 V
Output Voltage Vout 120 30 V
Inductotrs L1, L2 1.25 1.25 mH
Output Capacitor Co 330 30 µF
Resistance Ro 120 60 
Switching Freqency fs 100 100 KHz
Duty Cycle D 0.5 0.5 -

307
Int. J. Elec&Electr.Eng&Telecoms. 2015 Rashmi B Kananthoor and Bharathi A Rao, 2015

The waveforms for the output voltage and voltage ripple shown in Figure 7, the pulses
the input voltage is shown in Figure 5, current applied to the switches are shown in Figure 8.
through the inductors L1 and L2, capacitor
For Vin = 15 V, D = 0.5
voltage and input current shown in 6, the output
Input voltage Vin = 15 V, Duty cycle = 0.5,
Figure 6: Waveforms for Two Inductor Inductances L1 and L2 = 1.25 mH, Capacitance
Currents, Capacitor Voltage and Input Co = 30, Resistance Ro = 60, switching
Current
frequency = 100 KHz. A output voltage of
approximately 30 V is obtained.
The waveforms for the output voltage and
the input voltage is shown in Figure 9, current
through the inductors L1 and L2, and input
current shown in 10, the output voltage ripple
shown in Figure 11.

Figure 9: Waveforms for Output


and Input Voltage

Figure 7: Output Voltage Ripple

Figure 10: Waveforms for Two Inductor


Currents, and Input Current
Figure 8: Gate Pulses for the IBC

308
Int. J. Elec&Electr.Eng&Telecoms. 2015 Rashmi B Kananthoor and Bharathi A Rao, 2015

Ac-Dc Interleaved Boost Converter


Figure 12: Output Voltage Ripple
The open loop simulation circuit is shown in
Figure 13, Vin = 15 V, D = 0.5, L1 and L2 = 1.25
mH, Co = 330 µF, Ro = 60 , fs = 100 KHz, Vo =
30 V.
Figure 13: Ac-Dc IBC

Table 2: Variation of Output Voltage


with Duty Ratio

Duty Cycle Vin = 60 V Vin = 15 V


50% 119.1 V 29.92 V
60% 148.4 V 38.58 V Figure 14: Inductor Currents and Output
70% 197.5 V 46.22 V Voltage

80% 293.9 V 64.48 V


90% 559.2 V 164.1 V

Closed Loop Simulation


The closed loop simulaion circuit for the
converter is shown in Figure 12 where Vin =
15 V, D = 0.5, Co = 30 µF, L1 and L2 = 1.25 mH,
fs = 100 KHz, Vo = 30 V. A PI controller is used.

Figure 12: Closed Loop Simulation Circuit


of IBC
Figure 15: Gate Pulses for the Switches

309
Int. J. Elec&Electr.Eng&Telecoms. 2015 Rashmi B Kananthoor and Bharathi A Rao, 2015

The waveforms for the output voltage and Implementation of Interleaved Boost
current through the inductors L1 and L2 are Converter”, IEEE.
shown in Figure 14, the gate pulses for the
4. Farag S Alargt and Ahmed S Ashur
switches is shown in Figure 15.
(2013), “Analysis and Simulation of
CONCLUSION Interleaved Boost Converter for
Automotive Applications”, International
In this paper interleaved boost converter
operating at input voltages 60 V and 15 V is Journal of Engineering and Innovative
proposed. The simulation results are obtained Technology (IJEIT), Vol. 2, No. 11.
for open loop operation for dc-dc IBC and ac- 5. Figueiredo M, Tofoli L and Silva A (2010),
dc IBC. “A Review of Single-Phase PFC
Topologies Based on the Boost
ACKNOWLEDGMENT Converter”, 9th IEEE/IAS International
We would like to thank our Head of the Conference on Industry Applications.
Department and Principal of St. Joseph
Engineering College, Mangalore for guiding 6. Garinto D (2007), “Interleaved Boost
us and supporting us throughout the work. Converter System for Unity Power Factor
Operation”, in Proc. European
REFERENCES Conference on Power Electronics and
1. Bento A, da Silva R and Jacobina B Applications, pp. 1-7.
(2005), “Improved Power Factor 7. Hye-Jin Kim, Bo-Hyung Cho and Choi H
Interleaved Boost Converters Operating (2013), “Interleaved Continuous
in Discontinuous-Inductor-Current Mode”, Conduction Mode Power Factor
IEEE. Correction Boost Converter with Improved
2. Chris Bridge and Laszlo Balogh (2009), Modulated Carrier Control Method”,
“Understanding Interleaved Boundary IEEE.
Conduction Mode PFC Converters”,
8. Perreault D J and Kassakian J G (1997),
Fairchild Semiconductor Power Seminar
“Distributed Interleaving of Paralleled
2008-2009.
Power Converters”, IEEE Trans. Circuits
3. Coruh N, Urgun S, Erfidan T and Ozturk S and Systems I: Fundamental Theory
(2011), “A Simple and Efficient Application, Vol. 44, No. 8, pp. 728-734.

310

You might also like