X10OBi Platform

with
X10OBi-CPU Board
AOM-X10OBi-PCH Card
AOM-X10OBi-PCIE Card
AOM-X10OBi-HDD Card
BPN-X10OBi Midplane

USER’S MANUAL
Revision 1.0b
The information in this user’s manual has been carefully reviewed and is believed to be accurate.
The vendor assumes no responsibility for any inaccuracies that may be contained in this document,
and makes no commitment to update or to keep current the information in this manual, or to notify
any person or organization of the updates. Please Note: For the most up-to-date version of this
manual, please see our website at www.supermicro.com.
Super Micro Computer, Inc. ("Supermicro") reserves the right to make changes to the product
described in this manual at any time and without notice. This product, including software and docu-
mentation, is the property of Supermicro and/or its licensors, and is supplied only under a license.
Any use or reproduction of this product is not allowed, except as expressly permitted by the terms
of said license.
IN NO EVENT WILL SUPER MICRO COMPUTER, INC. BE LIABLE FOR DIRECT, INDIRECT,
SPECIAL, INCIDENTAL, SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE
USE OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF
THE POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, SUPER MICRO COMPUTER, INC.
SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED OR USED
WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING,
INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.

Any disputes arising between the manufacturer and the customer shall be governed by the laws of
Santa Clara County in the State of California, USA. The State of California, County of Santa Clara
shall be the exclusive venue for the resolution of any such disputes. Supermicro's total liability for
all claims will not exceed the price paid for the hardware product.

FCC Statement: This equipment has been tested and found to comply with the limits for a Class
A digital device pursuant to Part 15 of the FCC Rules. These limits are designed to provide
reasonable protection against harmful interference when the equipment is operated in industrial
environment. This equipment generates, uses, and can radiate radio frequency energy and, if not
installed and used in accordance with the manufacturer’s instruction manual, may cause harmful
interference with radio communications. Operation of this equipment in a residential area is likely
to cause harmful interference, in which case you will be required to correct the interference at
your own expense.

California Best Management Practices Regulations for Perchlorate Materials: This Perchlorate
warning applies only to products containing CR (Manganese Dioxide) Lithium coin cells. “Perchlorate
Material-special handling may apply. See www.dtsc.ca.gov/hazardouswaste/perchlorate”.

WARNING: This product can expose you to chemicals including

! lead, known to the State of California to cause cancer and birth
defects or other reproductive harm. For more information, go
to www.P65Warnings.ca.gov.

The products sold by Supermicro are not intended for and will not be used in life support systems,
medical equipment, nuclear facilities or systems, aircraft, aircraft devices, aircraft/emergency com-
munication devices or other critical systems whose failure to perform be reasonably expected to
result in significant injury or loss of life or catastrophic property damage. Accordingly, Supermicro dis-
claims any and all liability, and should buyer use or sell such products for use in such ultra-hazardous
applications, it does so entirely at its own risk. Furthermore, buyer agrees to fully indemnify, defend
and hold Supermicro harmless for and against any and all claims, demands, actions, litigation, and
proceedings of any kind arising out of or related to such ultra-hazardous use or sale.

Manual Revision 1.0b

Release Date: January 31, 2020
Unless you request and receive written permission from Super Micro Computer, Inc., you may not copy any part of
this document.
Information in this document is subject to change without notice. Other products and companies referred to herein
are trademarks or registered trademarks of their respective companies or mark holders.
Copyright © 2020 by Super Micro Computer, Inc.
All rights reserved.
Printed in the United States of America
 Preface

Preface

This manual is written for system integrators, IT professionals, and

knowledgeable PC users. It provides information for the installation and use of the
X10OBi platform manual.

About the X10OBi Platform

The X10OBi Platform consists of eight X10OBi-CPU boards, an AOM-X10OBi-PCH
board, five AOM-X10OBi-PCIE cards, two AOM-X10OBi-HDD cards, and a BPN-
X10OBi midplane. Each X10OBi-CPU board supports an Intel E7-8800 (v3/v4)
series processor that offers Intel® Turbo Boost Technology, Intel® Hyper-Threading
Technology, Intel QuickPath Interconnect (QPI) Technology with a transfer rate of up
to 9.6 GT/s, and up to 3 TB of DDR4 ECC 3DS LRDIMM/LRDIMM/RDIMM memory
of 1866 MHz (max) in 24 memory modules. With support of eight processors, 24
TB of DDR4 3DS LRDIMM/LRDIMM/RDIMM in 192 modules (maximum),16 NVMe
connections, two SATA 3.0 and four SATA 2.0 connections installed in the system,
the X10OBi system offers most advanced technology for High-Performance Clus-
ter server platforms. Please refer to our website at http://www.supermicro.com for
processor and memory support updates. This product is intended to be installed
and serviced by professional technicians.

Manual Organization
Chapter 1 describes the features, specifications and performance of the X10OBi
system, and provides detailed information on the Intel 602J chipset.
Chapter 2 provides hardware installation instructions. Read this chapter when
installing the X10OBi-CPU board, the AOM-X10OBi-PCH card, the AOM-X10OBi-
PCIE card, the AOM-X10OBi-HDD card and the BNP-X10OBi midplane into the
system. See Chapter 3, which describes troubleshooting procedures for video,
memory and system setup stored in the CMOS.
Chapter 4 includes an introduction to BIOS and provides detailed information on
CMOS setup configuration.
Appendix A provides a list of BIOS error beep codes.
Appendix B details software installation instructions.
Appendix C provides UEFI BIOS recovery instructions.

iii
Super X10OBi Platform User’s Manual

Conventions Used in this Manual

Pay special attention to the following symbols for proper system motherboard instal-
lation and to avoid damage done to the system or injury to yourself:
Warning: Important information given to ensure proper system installation or to prevent
damage to the components,

Note: Additional information given to provide important information for

correct system setup.

iv
 Preface

Contacting Supermicro
Headquarters
Address: Super Micro Computer, Inc.
980 Rock Ave.
San Jose, CA 95131 U.S.A.
Tel: +1 (408) 503-8000
Fax: +1 (408) 503-8008
Email: [email protected] (General Information)
[email protected] (Technical Support)
Website: www.supermicro.com

Europe
Address: Super Micro Computer B.V.
Het Sterrenbeeld 28, 5215 ML
's-Hertogenbosch, The Netherlands
Tel: +31 (0) 73-6400390
Fax: +31 (0) 73-6416525
Email: [email protected] (General Information)
[email protected] (Technical Support)
[email protected] (Customer Support)
Website: www.supermicro.nl

Asia-Pacific
Address: Super Micro Computer, Inc.
3F, No. 150, Jian 1st Rd.
Zhonghe Dist., New Taipei City 235
Taiwan (R.O.C)
Tel: +886-(2) 8226-3990
Fax: +886-(2) 8226-3992
Email: [email protected]
Website: www.supermicro.com.tw

v
Super X10OBi Platform User’s Manual

Table of Contents

Preface
Chapter 1 Overview
1-1 Overview .................................................................................................... 1-11-2
X10OBi-CPU Board .................................................................................................... 1-2
Major Components on the X10OBi-CPU Board ............................................. 1-4
Processor and Memory Support on the X10OBi-CPU ................................... 1-5
1-3 AOM-X10OBi-PCH Card ............................................................................... 1-12
Major Components on the AOM-X10OBi-PCH Card .................................... 1-13
Explanation of Jumpers ............................................................................ 1-15
CMOS Clear ............................................................................................. 1-15
VGA Enable (On the I/O Module) ............................................................ 1-15
Manufacturer Mode Select ....................................................................... 1-16
TPM Support Enable ................................................................................ 1-16
Watch Dog Enable/Disable ...................................................................... 1-16
SATA Connectors ..................................................................................... 1-17
I-SATA 0/1 & M.2 Connectors ................................................................. 1-17
Unit Identifier Switch/LED ........................................................................ 1-17
IPMI LAN .................................................................................................. 1-18
IPMI LAN LED Indicators ......................................................................... 1-18
DOM Power Connectors .......................................................................... 1-19
TPM/Port 80 Header ................................................................................ 1-19
1-4 AOM-X10OBi-PCIE Card .............................................................................. 1-20
Major Components on the AOM-X10OBi-PCI-E ........................................... 1-20
1-5 AOM-X10OBi-HDD Card ............................................................................... 1-21
Major Components on the AOM-X10OBi-HDD Card .................................... 1-21
HDD Power Connectors .......................................................................... 1-22
I-SATA4/I-SATA5 2.0 Ports ....................................................................... 1-22
1-6 BPN-X10OBi Midplane .................................................................................. 1-23
Major Components on the BPN-X10OBi Midplane ....................................... 1-25
Universal Serial Bus (USB) ..................................................................... 1-28
1-7 X10OBi System Platform Features ............................................................... 1-29
System Platform Feature .............................................................................. 1-29
1-8 Processor/PCH Platform Overview ............................................................... 1-34
Main Features of the Intel E7-8800 (v3/v4) Processor................................. 1-34
1-9 Special Features ........................................................................................... 1-35

vi
 Table of Contents

Recovery from AC Power Loss ..................................................................... 1-35

1-10 PC Health Monitoring .................................................................................... 1-35
Fan Status Monitor with Firmware Control .................................................. 1-35
Environmental Temperature Control ............................................................. 1-35
System Resource Alert ................................................................................. 1-36
1-11 ACPI Features............................................................................................... 1-36
1-12 Power Supply ................................................................................................ 1-36
1-13 Advanced Power Management ..................................................................... 1-37
Intel® Intelligent Power Node Manager (NM) (Available when the NMView
utility is installed in the system) .................................................................... 1-37
Management Engine (ME) ............................................................................ 1-37
Chapter 2 Installation
2-1 Standardized Warning Statements ................................................................. 2-1
Battery Handling.............................................................................................. 2-1
Product Disposal ............................................................................................. 2-3
2-2 Static-Sensitive Devices .................................................................................. 2-4
Precautions ..................................................................................................... 2-4
Unpacking ....................................................................................................... 2-4
2-3 Unpacking and Installation .............................................................................. 2-5
System Front Panel View................................................................................ 2-6
Front Panel LED Indicators ............................................................................. 2-7
System Back Panel View ................................................................................ 2-8
To Install the CPU/Storage Modules into the Chassis.................................... 2-9
To Lock a CPU/Storage Module after it is Inserted into the Chassis ........... 2-10
To Install the PCH & SIO Modules into the Back of Chassis ........................2-11
To Install Additional Components or Hard Drives into the Server Chassis .. 2-12
Chapter 3 Troubleshooting
3-1 Troubleshooting Procedures ........................................................................... 3-1
3-2 Technical Support Procedures ........................................................................ 3-5
3-3 Battery Removal and Installation .................................................................... 3-6
3-4 Frequently Asked Questions ........................................................................... 3-7
3-5 Returning Merchandise for Service................................................................. 3-9
Chapter 4 BIOS
4-1 Introduction...................................................................................................... 4-1
4-2 Main Setup ...................................................................................................... 4-2
4-3 Advanced Setup Configurations...................................................................... 4-4
4-4 Event Logs .................................................................................................... 4-29
4-5 IPMI ............................................................................................................... 4-31
4-6 Security ......................................................................................................... 4-33

vii
Super X10OBi Platform User’s Manual

4-7 Boot ............................................................................................................... 4-34

4-8 Save & Exit ................................................................................................... 4-36
Appendix A BIOS POST Error Beep Codes
BIOS POST Error Beep Codes .................................................................................. A-1
Appendix B Software Installation Instructions
B-1 Installing Software Programs .......................................................................... B-1
B-2 Installing SuperDoctor5 ................................................................................... B-2
B-3 Logging into the BMC (Baseboard Management Controller) ......................... B-3
Appendix C UEFI BIOS Recovery Instructions
C-1 An Overview to the UEFI BIOS ......................................................................C-1
C-2 How to Recover the UEFI BIOS Image (-the Main BIOS Block)....................C-1
C-3 To Recover the Main BIOS Block Using a USB-Attached Device..................C-1

viii
 Chapter 1: Overview

Chapter 1

Overview

1-1 Overview

Checklist
Congratulations on purchasing your computer system from an acknowledged leader
in the industry. Supermicro's systems are designed with the utmost attention to detail
to provide you with the highest standards in quality and performance.
For more information regarding this product, please visit our website at www.
supermicro.com.
Note 1: The X10OBi-CPU board is intended to be used in conjunction
with the AOM-X10OBi-PCH card, the AOM-X10OBi-PCIE card, the AOM-
X10OBi-HDD card, and the BPN-X10OBi midplane as an integrated server
platform. These components are not to be used as stand-alone products
and will not be shipped independently in a retail box.

Note 2: For your system to work properly, please follow the links below
to download all necessary drivers/utilities and the user's manual for your
system.

Supermicro product manuals: http://www.supermicro.com/support/manuals/

Product drivers and utilities: http://www.supermicro.com/wftp
If you have any questions, please contact our support team at support@supermicro.
com.

1-1
Super X10OBi Platform User’s Manual

1-2 X10OBi-CPU Board

Your system can support up to eight X10OBi-CPU boards on the front side of the
BPN-X10OBi midplane; these CPU boards are identical. The following section
provides detailed information on the X10OBi-CPU board.

X10OBi-CPU Board Image (Rev. 1.01)

Note: All graphics shown in this manual were based upon the latest PCB
revision available at the time of publishing this manual. The components
installed in your system may or may not look exactly the same as the
graphics shown in this manual.

1-2
 Chapter 1: Overview

X10OBi-CPU Board Layout (Rev. 1.01)

DIMMH1
DIMMH2
DIMMH3
DIMMG1
DIMMG2
DIMMG3
1

JC2
JC2

CPU

X10OBi-CPU

DIMMA3
DIMMA2
DIMMA1
DIMMB3
DIMMB2
DIMMB1
Rev. 1.01
DIMMF1
DIMMF2
DIMMF3
DIMME1
DIMME2
DIMME3

GPU PWR JP2

BAR CODE
JC2 J11
NVME 1

NVME 0
CPU SLOT1 PCI-E 3.0 X16

J1

JLED
JC2
DIMMD1
DIMMD2
DIMMD3
DIMMC1
DIMMC2
DIMMC3

Notes:

• " " indicates the location of "Pin 1."

• Components not indicated are for internal use or for testing only.

1-3
Super X10OBi Platform User’s Manual

Major Components on the X10OBi-CPU Board

1 1

DIMMH1
DIMMH2
DIMMH3
DIMMG1
DIMMG2
DIMMG3
1

JC2
JC2

CPU

X10OBi-CPU

DIMMA3
DIMMA2
DIMMA1
DIMMB3
DIMMB2
DIMMB1
Rev. 1.01

DIMMF1
DIMMF2
DIMMF3
DIMME1
DIMME2
DIMME3

GPU PWR
JP2
2
2
BAR CODE
JC2 J11
NVME 1
3
NVME 0
3

CPU SLOT1 PCI-E 3.0 X16

J1

4
4

JLED
JC2
DIMMD1
DIMMD2
DIMMD3
DIMMC1
DIMMC2
DIMMC3

Quick Reference to the X10OBi-CPU Board

Your system can support up to eight X10OBi-CPU boards, and each CPU board
supports the following connectors and PCI-E slot:

CPU & Memory Support on the X10OBi-CPU Board

Item# Location Component Description

1 Midplane I/O Connectors I/O connectors located on the midplane for rear access
(See the image below.)

2 JP2 GPU PWR GPU (backplane) power connector

(pin definitions: pins 1-3: +12V, pins 4-8: ground)

3 J11 NVME Connector Non-Volatile Memory Express (NVME) connector for NVME0/
NVME1 ports

4 J1 PCI-E Slot (Slot1) PCI-E 3.0 x 16 slot supported by the CPU

Midplane IO Connectors

Midplane I/O Connectors Image

1-4
 Chapter 1: Overview

Processor and Memory Support on the X10OBi-CPU

DIMMH1
DIMMH2
DIMMH3
DIMMG1
DIMMG2
DIMMG3
E B B
E 1

A JC2
A JC2

CPU

X10OBi-CPU

DIMMA3
DIMMA2
DIMMA1
DIMMB3
DIMMB2
DIMMB1
Rev. 1.01

DIMMF1
DIMMF2
DIMMF3
DIMME1
DIMME2
DIMME3

GPU PWR
JP2

D D BAR CODE
JC2 J11
NVME 1

NVME 0

CPU SLOT1 PCI-E 3.0 X16

J1

C
JLED C
JC2
DIMMD1
DIMMD2
DIMMD3
DIMMC1
DIMMC2
DIMMC3

CPU and Memory Support on the X10OBi-CPU Board

Your system can support up to eight X10OBi-CPU boards, and each CPU board
supports one CPU and 24 DIMM modules (maximum). See the table below.

CPU & Memory Support on the X10OBi-CPU Board

Item# Component Description

A CPU Intel® E7-8800 v3/v4 series processor with QPI up to 9.6GT/s

B DIMM Slots • Each CPU board supports up to 3 TB of DDR4 3DS Load Reduced
(DIMMA1/A2/A3, (3DS LRDIMM), Load Reduced (LRDIMM), or Registered (RDIMM)
DIMMB1/B2/B3) ECC 1866/1600/1333 MHz memory in 24 slots
• With eight CPU boards installed, your system will support up to 24 TB
C DIMM Slots of DDR4 3DS LRDIMM, LRDIMM, or RDIMM ECC memory in 192 slots
(DIMMC1/C2/C3,
DIMMD1/D2/D3) Notes: 1. Memory speed support is depend-
D DIMM Slots ing on the CPUs used in the motherboard. For
(DIMME1/E2/E3,
DIMMF1/F2/F3)
the latest CPU/memory updates, please refer
E DIMM Slots
to our website at http://www.supermicro.com/
(DIMMG1/G2/G3, products/motherboard. 2. Please refer to the
DIMMH1/H2/H3)
memory configuration & population tables to
maximize memory performance.

1-5
Super X10OBi Platform User’s Manual

Installing the E7-8800 (v3/v4) Processor on the X10OBi-CPU

Board
Warning: When handling the processor package, avoid placing direct pressure on
the label area.

Notes:

• Always connect the power cord last, and always remove it before adding,
removing, or changing any hardware components. Make sure that you install
the processor into the CPU socket before you install the CPU heatsink.

• If you buy a CPU separately, make sure that you use an Intel-certified multi-
directional heatsink only.

• Make sure to install the processor and memory into the X10OBi-CPU card
before you install the CPU card into the CPU card slot on the reverse side
of the BPN-X10OBi midplane.

• When receiving a system without a processor pre-installed, make sure that

the plastic CPU socket cap is in place and that none of the socket pins are
bent; otherwise, contact your retailer immediately. Refer to the Supermicro
website for updates on CPU support.

To Install the processor onto the CPU board, please follow the instructions below.
Warning! Electrostatic Discharge (ESD) can damage electronic components. To avoid
damaging your system, it is crucial to follow the instructions given in the Static-Senstive
Devices section in Chapter 2 to protect your equipment from ESD.

1. There are two load levers on the E7-8800 (v3/v4) socket. To open the socket
cover, first press and release the load lever labeled 'Open 1st'.

1 2

OP
OP EN
EN 1st
1st

Press down
on Load Lever
labeled 'Open 1st'.

1-6
 Chapter 1: Overview

2. Press the second load lever labeled 'Close 1st' to release the load plate that
covers the CPU socket from its locking position.

Pull lever away from

1 2
Press down on Load
Lever 'Close 1st' the socket

OP
OP EN
EN 1st
1st

3. With the lever labeled 'Close 1st' fully retracted, gently push down on the
lever labeled 'Open 1st' to open the load plate. Lift the load plate to open it
completely.
Gently push

1 2
down to pop the
load plate open.

OP
EN
1st

Note: All graphics shown in this manual were based upon the latest PCB
revision available at the time of publishing this manual. The components
installed in your system may or may not look exactly the same as the
graphics shown in this manual.

1-7
Super X10OBi Platform User’s Manual

4. Use your thumb and the index finger to loosen the lever and open the load
plate.

5. Using your thumb and index finger, hold the CPU on its edges. Align the CPU
keys, which are semi-circle cutouts, against the socket keys.

Socket Keys

CPU Keys

6. Once they are aligned, carefully lower the CPU straight down into the socket.
(Do not drop the CPU on the socket. Do not move the CPU horizontally or
vertically. Do not rub the CPU against the surface or against any pins of the
socket to avoid damaging the CPU or the socket.)

Warning: You can only install the CPU

inside the socket in one direction. Make
sure that it is properly inserted into the
CPU socket before closing the load
plate. If it doesn't close properly, do not
force it as it may damage your CPU.
Instead, open the load plate again to
make sure that the CPU is aligned
properly.

1-8
 Chapter 1: Overview

7. With the CPU inside the socket, inspect the four corners of the CPU to make
sure that the CPU is properly installed.

8. Close the load plate with the CPU inside the socket. Lock the lever labeled
'Close 1st' first, then lock the lever labeled 'Open 1st' second. Using your
thumb gently push the load levers down to the lever locks.

1 Gently close
the load plate.
2 Push down and lock the
lever labeled 'Close 1st'.

OP
EN
1st

3 4
Lever Lock Push down
and lock the
lever labeled
'Open 1st'.

OP
EN
1st
OP
EN
1st

Lever Lock

1-9
Super X10OBi Platform User’s Manual

E7-8800 v3/v4 Platform Memory Support on the CPU Board

Your system will support the following memory configurations:

DDR4 3DS LRDIMM/LRDIMM/RDIMM ECC (2:1) Memory Support

DDR4 3DS LRDIMM/LRDIMM/RDIMM ECC (1:1) Memory Support

1-10
 Chapter 1: Overview

Installing DIMM Modules on the X10OBi-CPU Board

CAUTION
Exercise extreme care when installing or removing DIMM
modules to prevent any possible damage. Check Supermicro's
website for recommended memory modules.

1. Install the desired number of DIMM modules on the CPU board; each board
supports up to 24 DIMMs. When installing memory, be sure to always popu-
late the blue slots first, starting with DIMMA1, DIMMB1, DIMMC1, DIMMD1,
DIMME1, DIMMF1, DIMMG1, and DIMMH1. For best performance, please
use the memory modules of the same type and same speed in the same
bank. For DIMM module locations, please refer to the layout below.

Item# X10OBi-CPU Memory Support

DIMMH1
DIMMH2
DIMMH3
DIMMG1
DIMMG2
DIMMG3

1 A A DIMMA1/A2/A3, DIMMB1/B2/B3
D
JC2
JC2
B DIMMC1/C2/C3, DIMMD1/D2/D3
1

CPU
C DIMME1/E2/E3, DIMMF1/F2/F3
X10OBi-CPU
DIMMA3
DIMMA2
DIMMA1
DIMMB3
DIMMB2
DIMMB1

Rev. 1.01

D DIMMG1/G2/G3, DIMMH1/H2/H3
DIMMF1
DIMMF2
DIMMF3
DIMME1
DIMME2
DIMME3

GPU PWR

JP2

C
BAR CODE
JC2 J11
NVME 1

NVME 0
CPU SLOT1 PCI-E 3.0 X16

J1

B
JLED
JC2
DIMMD1
DIMMD2
DIMMD3
DIMMC1
DIMMC2
DIMMC3

2. Push the release tabs outwards on both ends

Notches
of the DIMM slot to unlock it.

3. Align the key of the DIMM module with the

receptive point on the memory slot.

4. Align the notches on both ends of the module Release Tabs

with the receptive points on the ends of the

slot. Use two thumbs together to press mod-
ule straight down into the slot until the module
snaps into place.

Note: Press the memory straight

5. Press the release tabs to the lock positions to down into the slot until it is
lock the DIMM module into the slot properly seated.

1-11
Super X10OBi Platform User’s Manual

1-3 AOM-X10OBi-PCH Card

Your system comes with the AOM-X10OBi-PCH card, which is to be installed on the
BPN-X10OBi card. This section provides the information on the PCH add-on module.

AOM-X10OBi-PCH Image

AOM-X10OBi-PCH Layout
JUIDB1

UID
LED2
LED1

J1 IPMI LAN

BT1
JTPM1
JPT1

BIOS

SIOM PCI-E 3.0 X8

BIOS
I-SATA0

LICENSE
JPG1 JWD1

BMC
JBT1
JSD1

I-SATA1
JSD2

MAC CODE

PCH
JPME2

BAR CODE

AOM-X10OBi-PCH
REV:1.00

J7 J8

1-12
 Chapter 1: Overview

Major Components on the AOM-X10OBi-PCH Card

This section provides detailed information of the major components on the AOM-
X10OBi- PCH card.
AOM-X10OBi-PCH Image & Layout
15

DB1
UID

LED2
18 9

LED1
17 J1 IPMI LAN

BT1

14
4
16

JTPM1
JPT1
BIOS

SIOM PCI-E 3.0 X8

BIOS

I-SATA0
LICENSE
7
1
2

JPG1 JWD1
BMC

JBT1
JSD1
5 12

I-SATA1
8

JSD2
13

MAC CODE
PCH
JPME2

BAR CODE
AOM-X10OBi-PCH
REV:1.00

J7 J8

10 11

AOM-X10OBi-PCH I/O Connector Image

1-13
Super X10OBi Platform User’s Manual

Quick Reference to the Components on the AOM-X10OBi-PCH

Jumpers on the AOM-X10OBi-PCH

Item# Jumper Description Default Setting
1 JBT1 Clear CMOS (See Note 1 below.)
2 JPG1 VGA Enable Pins 1-2 (Enabled) (Note 1
below.)
3 JPME2 ME Manufacturing Mode Select Pins 1-2 (Normal) (Note 1 below.)
4 JPT1 TPM (Trusted Platform Module) Enable Pins 1-2 (Enabled) (Note 1
below.)
5 JWD1 Watch Dog Timer Enable Pins 1-2 (Reset) (Note 1 below.)

Connectors on the AOM-X10OBi-PCH

Item# Connector Description
6 Battery (BT1) Onboard CMOS Battery (See Chpt. 3 for used battery disposal)
7 I-SATA0 Powered SATA 3.0 connector with a power pin built-in. (SuperDOM) sup-
ported by Intel PCH (See Note 2 below.)
8 I-SATA1 Powered SATA 3.0 connector with a power pin built-in. (SuperDOM) sup-
ported by Intel PCH (See Note 2 below.)
9 IPMI LAN IPMI-dedicated LAN (J1) supported by the Baseboard Management Con-
troller (BMC) (See Note 2 below.)
10 J7 M.2 connector used for SATA 2.0 or PCI-E 2.0 x2 support
11 J8 M.2 connector used for SATA 2.0 support
12 JSD1 Power Connector1 for I-SATA devices (See Note 2 below.)
13 JSD2 Power Connector1 for I-SATA devices (See Note 2 below.)
14 JTPM1 TPM (Trusted Platform Module)/Port 80 header (See Note 2 below.)
15 JUIDB1 UID (Unit Identification) button (See Note 2 below.)
16 SIOM PCI-E 3.0 x8 IO module for Supermicro proprietary PCI-E 3.0 add-on card
support

LED Indicators on the AOM-X10OBi-PCH

Item# LED Description
17 LED1 BMC Heartbeat LED indicator (Green Blinking: BMC Normal)
18 LED2 Unit Identifier LED indicator (Blue: Unit Identified) (See Note 2 below.)

Note 1: Please see the Jumpers section on the next page for more in-
formation.

Note 2: Please see the Connectors section for more information.

1-14
 Chapter 1: Overview

Jumpers and Connectors on the AOM-X10OBi-PCH

Jumper Settings

Explanation of Jumpers Connector 3 2 1

Pins
To modify the operation of the system
board, jumpers can be used to choose
between optional settings. Jumpers cre-
Jumper
ate shorts between two pins to change Cap
the function of the connector. Pin 1 is 3 2 1
identified with a square solder pad on
the printed circuit board. See the system Setting
Pin 1-2 short
board layout pages for jumper locations.
Note: On t wo - pin jumpers,
"Closed" means the jumper
is on, and "Open" means the
jumper is off the pins.

CMOS Clear
JBT1 is used to clear the CMOS. Instead of pins, this "jumper" consists of contact
pads to prevent the accidental clearing of the CMOS. To clear the CMOS, use a
metal object such as a small screwdriver to touch both pads at the same time to
short the connection. Always remove the AC power cord from the system before
clearing the CMOS.

Note 1. For an ATX power supply, you must completely shut down the sys-
tem, remove the AC power cord, and then short JBT1 to clear the CMOS.

Note 2. Be sure to remove the onboard CMOS Battery before you short
JBT1 to clear the CMOS. Clearing the CMOS will also clear any pass-
words.

VGA Enable (On the I/O Module) VGA Enable

Jumper Settings
Jumper JPG1 allows the user to enable or
Jumper Setting Definition
the VGA support in your system. The default
1-2 Enabled (Default)
setting is "1-2" to enable the connection.
2-3 Disabled
Refer to the table on the right for jumper
settings.

1-15
Super X10OBi Platform User’s Manual

Manufacturer Mode Select ME Mode Select

Jumper Settings
Close pin 2 and pin 3 of Jumper JPME2
Jumper Setting Definition
to bypass SPI flash security and force the
1-2 Normal (Default)
system to operate in the Manufacturer
2-3 Manufacturer Mode
mode, allowing the user to flash the system
firmware from a host server for system-
setting modifications. Refer to the table on
the right for jumper settings.

TPM Support Enable

TPM Support Enable
Jumper Settings
Use JPT1 to enable TPM (Trusted Platform
Jumper Setting Definition
Modules) support which will enhance data
1-2 Enabled (Default)
integrity and system security. Refer to the
2-3 Disabled
table on the right for jumper settings. The
default setting is enabled.
Note: For more information on
IPMI configuration, please refer to
the WPCM 450 IPMI BMC User's
Guide posted on our website @
http://www.supermicro.com.

Watch Dog Enable/Disable Watch Dog

Jumper Settings
Watch Dog (JWD1) is a system monitor
Jumper Setting Definition
that can reset the system when a software
Pins 1-2 Reset (default)
application hangs. Close pins 1-2 to reset
Pins 2-3 NMI
the system if an application hangs. Close
Open Disabled
pins 2-3 to generate a non-maskable inter-
rupt signal for the application that hangs.
Refer to the table on the right for jumper
settings. Watch Dog must also be enabled
in the BIOS.

1-16
 Chapter 1: Overview

SATA Connectors

I-SATA 0/1 & M.2 Connectors

SATA 3.0/2.0
Pin Definitions
Two-SATA 3.0 connectors (I-SATA 0/1) are located
on the AOM-X10OBi-PCH. These SATA ports are Pin# Definition

supported by the Intel PCH chip and are used with 1 Ground

Supermicro SuperDOM (Disk-on-Module) connectors 2 TX_P

with power-pins built in. The SuperDOM connectors 3 TX_N

are backward-compatible with regular SATA HDDs 4 Ground
and SATA DOMs. In addition, two M.2 connectors 5 RX_N
(J7, J8) are also located on the PCH board to provide 6 RX_P
SATA 2.0 (or PCI-E 2.0) support. All SATA ports pro- 7 Ground
vide serial-link signal connections, which are faster
than the connections of Parallel ATA.

Note: Supermicro SuperDOMs are yellow

SATADOM connectors with power pins built
in and do not require separate external power
cables. These connectors are backward-
compatible with non-Supermicro SATADOMs
that require an external power supply. For
more information on the SATA HostRAID
configuration, please refer to the Intel SATA
HostRAID user's guide posted on our website
@ http://www.supermicro.com.

Unit Identifier Switch/LED UID Switch

Pin Definitions
A Unit Identifier (UID) switch and an UID LED indicator
Pin# Definition
are located on the PCH card. The UID LED (LED2) is
1 Ground
located next to the UID switch. When you press the
2 Ground
UID switch, the UID LED will be turned on. Press the
3 Button In
UID switch again to turn it off. These UID indicator
4 Ground
provide easy identification of a system unit that may
be in need of service.
Note: UID can also be triggered via the IPMI
on the system motherboard. For more infor-
mation on the IPMI, please refer to the IPMI
User's Guide posted on our website @http://
www.supermicro.com.

1-17
Super X10OBi Platform User’s Manual

IPMI LAN
An IPMI_dedicated LAN, located on the
AOM-X10OBi-PCH, provides KVM sup-
port for IPMI 2.0. This port accepts an
RJ45_type cable. Refer to the table on
the right for more information.

IPMI LAN
IPMI LAN LED Indicators Link LED Activity LED

The IPMI LAN has two LED indicators.

The yellow LED on the right indicates IPMI LAN Link LED (Left)
LED State
activity, while the green LED on the left
LED Color Definition
indicates the speed of the connection.
Off 10 Mbps
Refer to the tables on the right for more
Green 100 Mbps
information.
Amber 1 Gbps

IPMI LAN Activity LED (Right)

LED State
Color Status Definition

Yellow Blinking Active

1-18
 Chapter 1: Overview

DOM Power Connectors DOM PWR

Pin Definitions
Two power connectors for SATA
Pin# Definition
DOM (Disk_On_Module) devices
1 +5V
are located at JSD1/JSD2. Connect
2 Ground
appropriate cables here to provide
3 Ground
power support for your Serial Link
DOM devices.

TPM/Port 80 Header TPM/Port 80 Header

Pin Definitions
A Trusted Platform Module (TPM)/
Pin # Definition Pin # Definition
Port 80 header is located at JTPM1
1 LCLK 2 GND
to provide TPM support and a Port
3 LFRAME# 4 <(KEY)>
80 connection. Use this header to en-
5 LRESET# 6 No Connection
hance system performance and data 7 LAD 3 8 LAD 2
security. See the table on the right for 9 +3.3V 10 LAD1
pin definitions. 11 LAD0 12 GND
13 No Connection 14 No Connection
15 +3V STBY 16 SERIRQ
17 GND 18 CLKRUN#
19 LPCPD# 20 No Connection

1-19
Super X10OBi Platform User’s Manual

1-4 AOM-X10OBi-PCIE Card

This section provides the information on the AOM-X10OBi-PCI-E add-on card.

AOM-X10OBi-PCIE Card Image (Rev. 1.00)

AOM-X10OBi-PCIE Card Layout (Front)

J1
AOM-X10OBi-PCIE
BAR CODE REV:1.00

SLOT1 PCI-E 3.0 X8 (IN X16)

1
J2

2
SW1

3 D1

AOM-X10OBi-PCIE Card Layout (Reverse Side)

Major Components on the AOM-X10OBi-PCI-E

Major Components on the AOM-X10OBi-PCIE
Item# Location Description Detailed Description
1 Front Side J2 PCI-E Slot1: PCI-E 3.0 x8 in x16 slot
2 Reverse Side SW1 Hot-plug attention button
3 Reverse Side D1 Hot-plug attention LED (Orange: Hot-plug support needs
attention)

1-20
 Chapter 1: Overview

1-5 AOM-X10OBi-HDD Card

This section provides the information on the AOM-X10OBi-HDD add-on card.

AOM-X10OBi-HDD Image (Rev. 1.00)

AOM-X10OBi-HDD Layout

SLOT1 PCI-E 3.0 X8 (IN X16)

BAR CODE
I-SATA4 4
I-SATA5 5

AOM-X10OBi-HDD
JPWR1 JPWR2 JPWR3 REV:1.00
1 2 3

Major Components on the AOM-X10OBi-HDD Card

Item# Description Detailed Description
1 JPWR1 8-pin Power Connector 1 for HDD use
2 JPWR2 8-pin Power Connector 2 for HDD use
3 JPWR3 8-pin Power Connector 3 for HDD use
4 I-SATA4 SATA 2.0 Port4 supported by Intel PCH (for SLED1 HDD board only)
5 I-SATA5 SATA 2.0 Port5 supported by Intel PCH (for SLED1 HDD board only)

Note: Refer to the following Connectors Section for more information on

the power connectors and SATA 2.0 ports

1-21
Super X10OBi Platform User’s Manual

HDD Power Connectors 12V 8-pin PWR Connector

Pin Definitions
Three 8-pin 12V power connectors (JPWR1/ Pins Definition
JPWR2/JPWR3) are located on the AOM- 1-4 Ground
X10OBi-HDD to provide power supply for your 5, 6 +12V
HDD use. 7, 8 +5

(Required)

I-SATA4/I-SATA5 2.0 Ports SATA 2.0

Pin Definitions
Two Serial ATA 2.0 Ports (I-SATA4/I-SATA5)
Pin# Definition
are located on the AOM-X10OBi-HDD. These
1 Ground
ports, supported by the Intel PCH, provide
2 TX_P
serial-link signal connections, which are faster
3 TX_N
than the connections of Parallel ATA. Refer to
4 Ground
the table on the right for pin definitions.
5 RX_N

6 RX_P

7 Ground

Note: For more information on SATA HostRAID configuration, please refer

to the Intel SATA HostRAID User's Guide posted on our Website @ http://
www.supermicro.com.

1-22
 Chapter 1: Overview

1-6 BPN-X10OBi Midplane

This section provides detailed information on the BPN-X10OBi Midplane.

BPN-X10OBi Midplane Image (Front Side)

BPN-X10OBi Midplane Image (Reverse Side)

1-23
 Super X10OBi Platform User’s Manual

BPN-X10OBi Layout (Front Side)

CUT CUT
OFF CUT OFF CUT OFF CUT OFF CUT OFF CUT OFF CUT OFF
OFF
HPSXB1:
CPU1 SLOT1
BPN-X10OBi
REV:1.00 HPSXB7:CPU4 SLOT7 PCI-E 3.0 X8
PCI-E 3.0 X8
J77 J96

J80 J95

J79 J97
CUT OFF

CUT OFF

CUT OFF

CUT OFF

CUT OFF

CUT OFF

CUT OFF

CUT OFF

CUT OFF

CUT OFF
CPU BOARD SLOT5

CPU BOARD SLOT7

CPU BOARD SLOT4

CPU BOARD SLOT8

CPU BOARD SLOT2

CPU BOARD SLOT3

CPU BOARD SLOT6

CPU BOARD SLOT1

CUT
CUT OFF
OFF

BAR CODE
J66

CUT CUT
CUT CUT CUT CUT CUT CUT CUT CUT OFF
OFF OFF OFF OFF OFF OFF OFF OFF OFF

BPN-X10OBi Layout (Reverse Side)

HPSXB2:CPU3 SLOT2 PCI-E 3.0 X8 HPSXB4:CPU6 SLOT4 PCI-E 3.0 X8 HPSXB6:CPU8 SLOT1 PCI-E 3.0 X8
BPN-X10OBi-BOT
REV:1.00

J86 J89 J91

JP4 J90
USB PWR
J88
USB2
J84 J92 J93 J94
HPSXB3:CPU5 SLOT3 PCI-E 3.0 X8 HPSXB5:CPU7 SLOT1 PCI-E 3.0 X8
PCH BOARD SLOT

FAN2 FAN4_1 FAN4 FAN6_1 FAN6 FAN8_1

FAN2_1 FAN8

JXDP1 JXDP2 JXDP3 JXDP4

FAN1 FAN1_1 FAN3 FAN3_1 FAN5 FAN5_1 FAN7 FAN7_1

CUT CUT
CUT CUT CUT CUT CUT CUT CUT CUT
OFF OFF
OFF OFF OFF OFF OFF OFF OFF OFF

PSU5 PSU4 PSU3 PSU2 PSU1

1-24
 Chapter 1: Overview

Major Components on the BPN-X10OBi Midplane

Components on the Front Side of the Midplane

The following section provides detailed information of the major components on
the front side of the BPN-X10OBi midplane. Please note that all CPU boards and
HDD cards are installed on the front side of the midplane, and can be accessed
from the front side of your system.

BPN-X10OBi Layout (Front)

CUT CUT
OFF CUT OFF CUT OFF CUT OFF CUT OFF CUT OFF CUT OFF
9 OFF 10
HPSXB1:
CPU1 SLOT1
BPN-X10OBi
REV:1.00 HPSXB7:CPU4 SLOT7 PCI-E 3.0 X8
PCI-E 3.0 X8
J77 J96

J95
J80
1 2 3 4 5 6 7 8
J79 J97
CUT OFF

CUT OFF

CUT OFF

CUT OFF

CUT OFF

CUT OFF

CUT OFF

CUT OFF

CUT OFF

CUT OFF
CPU BOARD SLOT5

CPU BOARD SLOT7

CPU BOARD SLOT4

CPU BOARD SLOT8

CPU BOARD SLOT2

CPU BOARD SLOT3

CPU BOARD SLOT6

CPU BOARD SLOT1

CUT
CUT OFF
OFF

BAR CODE
J66

CUT CUT
CUT CUT CUT CUT CUT CUT CUT CUT OFF
OFF OFF OFF OFF OFF OFF OFF OFF OFF

BPN-X10OBi Midplane Image (Front)

9
1
2
3 4
5
6 10
77
8

1-25
Super X10OBi Platform User’s Manual

Major Components on the Front Side of the Midplane

Major Components on the Front Side of the BPN-X10OBi
Item# Description Detailed Description
1 CPU BOARD SLOT1 CPU Board slot for 1st CPU board installation
2 CPU BOARD SLOT2 CPU Board slot for 2nd CPU board installation
3 CPU BOARD SLOT3 CPU Board slot for 3rd CPU board installation
4 CPU BOARD SLOT4 CPU Board slot for 4th CPU board installation
5 CPU BOARD SLOT5 CPU Board slot for 5th CPU board installation
6 CPU BOARD SLOT6 CPU Board slot for 6th CPU board installation
7 CPU BOARD SLOT7 CPU Board slot for 7th CPU board installation
8 CPU BOARD SLOT8 CPU Board slot for 8th CPU board installation
9 HPSXB1 (for AOM- PCI-E 3.0 x8 slot supported by the CPU Card1 Slot1
X10OBi-HDD1)
10 HPSXB7 (for AOM- PCI-E 3.0 x8 slot supported by the CPU Card4 Slot1
X10OBi-HDD2)

Note: Refer to Chapter 2 for installation of CPU boards and PCI-E cards.

1-26
 Chapter 1: Overview

Major Components on the Reverse Side of the Midplane

The following section provides the information of the major components on the back
side of the BPN-X10OBi midplane. Please note that the PCH cards, PCI-E cards,
power supply modules, and cooling fans are installed on the reverse side of the
midplane, and can be accessed from the rear side of your system.

BPN-X10OBi Layout (Reverse Side)

HPSXB2:CPU3 SLOT2 PCI-E 3.0 X8 HPSXB4:CPU6 SLOT4 PCI-E 3.0 X8 HPSXB6:CPU8 SLOT1 PCI-E 3.0 X8
BPN-X10OBi-BOT
REV:1.00
2 4 7
J86 J89
5a J91

JP4 J90
1 J88 3
USB PWR
6
J92 J93 J94
HPSXB3:CPU5 SLOT3 PCI-E 3.0 X8 5 USB2
HPSXB5:CPU7 SLOT1 PCI-E 3.0 X8
J84
PCH BOARD SLOT

FAN2 FAN4_1 FAN4 FAN6_1 FAN6 FAN8_1

9 11a 11 13a 13 15a

9a
15
FAN2_1 FAN8

JXDP1 JXDP2 JXDP3 JXDP4

8 8a

FAN1 FAN1_1 FAN3 FAN3_1 FAN5 FAN5_1 FAN7 FAN7_1

CUT
CUT CUT
10 CUT
10a CUT CUT 12 CUT
12a
CUT
14 CUT
14a CUT
OFF OFF
OFF OFF OFF OFF OFF OFF OFF OFF

PSU5 PSU4 PSU3 PSU2 PSU1

20 19 18 17 16

BPN-X10OBi Midplane Image (Reverse Side)

1-27
Super X10OBi Platform User’s Manual

Major Components on the Back Side of the Midplane

Major Components on the Reverse Side of the BPN-X10OBi
Item# Location Detailed Description
1 J84/J92/J93/J94 PCH Board Slot
2 J86 HPSXB2: CPU3 Slot2 PCI-E 3.0 x 8
3 J88 HPSXB3: CPU5 Slot3 PCI-E 3.0 x 8
4 J89 HPSXB4: CPU6 Slot4 PCI-E 3.0 x 8
5 USB2 (JUSB1) USB 2.0 connector (See the description below)
5a JP4 Power supply for USB 2.0 connector
6 J90 HPSXB5: CPU7 Slot1 PCI-E 3.0 x 8
7 J91 HPSXB6: CPU8 Slot1 PCI-E 3.0 x 8
8 FAN1 Rear Fan Connector 1
8a FAN1_1 Rear Fan Connector 1_1
9 FAN2 Rear Fan Connector 2
9a FAN2_1 Rear Fan Connector 2_1
10 FAN3 Rear Fan Connector 3
10a FAN3_1 Rear Fan Connector 3_1
11 FAN4 Rear Fan Connector 4
11a FAN4_1 Rear Fan Connector 4_1
12 FAN5 Rear Fan Connector 5
12a FAN5_1 Rear Fan Connector 5_1
13 FAN6 Rear Fan Connector 6
13a FAN6_1 Rear Fan Connector 6_1
14 FAN7 Rear Fan Connector 7
14a FAN7_1 Rear Fan Connector 7_1
15 FAN8 Rear Fan Connector 8
15a FAN8_1 Rear Fan Connector 8_1

Universal Serial Bus (USB) USB 2.0

Pin Definitions
A USB connector, located on the Pin # Definition Pin # Definition
reverse side of the X10OBi midplane, 1 +5V 2 +5V
provides USB 2.0 support to the 3 NC 4 USB_PCH_N2
system. Connect a cable here to use 5 NC 6 USB_PCH_p2
this USB connector, which can be 7 Ground 8 Ground
accessed from the rear side of your 9 x 10 NC
chassis. (Cables are not included.) (NC= No connection)

Refer to the table on the right for pin

definitions.

1-28
 Chapter 1: Overview

1-7 X10OBi System Platform Features

System Platform Feature

(Installed on The X10OBi system supports up to eight X10OBi-CPU
the X10OBi- cards; each CPU card supports an Intel® E7-8800 v3/
CPU board) v4 series processor; each processor supports three
full-width Intel QuickPath Interconnect (QPI) links (with
support of up to 9.6 GT/s Data Transfer Rate in each
direction).
Memory • Each CPU board supports up to 3 TB of DDR4
(Installed on 3DS Load Reduced (3DS LRDIMM), Load Re-
the X10OBi- duced (LRDIMM), or Registered (RDIMM) ECC
CPU boards) 1866/1600/1333 MHz memory in 24 slots

• With eight CPU boards installed, your system will

support up to 24 TB of DDR4, 3DS Load Reduced
(3DS LRDIMM), LRDIMM or RDIMM ECC memory
in 192 slots

Notes: 1. For your system memory to work

properly, please use memory modules of
the same type and the same speed on the
motherboard. For more information on CPU,
memory support, please refer to the X10OBi-
CPU board section in this chapter. 2. Memory
speed support depends on the memory card
and the processors used on the motherboard.
• 3DS LRDIMM/ 16GB, 32GB, 64GB, and
LRDIMM/RDIMM 128 GB
Chipset • Intel® Intel 602J PCH

1-29
Super X10OBi Platform User’s Manual

PCI-E 3.0 • One (1) PCI-E 3.0x16 slot (CPU Slot1) on each
Slots X10OBi-CPU board; (w/8 CPU boards max. in the
system),
• One (1) PCI-E 3.0x8 in x16 slot on the AOM-X10OBi-
PCI card (w/five PCI-cards max. in the system),
• One (1) PCI-E 3.0x8 in x16 slot on the AOM-X10OBi-
HDD card, (w/two HDD-cards max. in the system),
• Two (2) PCI-E 3.0x8 slots on the front side of the
BPN-X10OBi midplane supporting two PCI-E-cards
in the front; five (5) PCI-E 3.0x8 slots on the reverse
side of midplane supporting five PCI-E cards in the
back
I/O Module • One SIOM PCI-E 3.0x8 slot on the AOM-X10OBi-
Slot PCH card for Supermico proprietary I/O riser card
support
Graphics • AST2400 BMC video controller via the BMC on the
AOM-X10OBi-PCH card
Network • One IPMI LAN 2.0 port supported by the BMC on
the AOM-X10OBi-PCH card
I/O Devices SATA Connections
• SATA • Two (2) SATA 3.0 w/
power-pin built in (Su-
perDOM) (I-SATA0/1)
on the AOM-X10OBi-
PCH card

• Two M.2 connectors

on the PCH card (J7,
J8) support two 2.0
ports or a PCI-E 2.0
x4 and a PCI-E 2.0 x2

• Two (2) SATA 2.0

Ports (I-SATA 4/5)
on the AOM-X10OBi-
HDD card
• RAID (Windows) RAID 0, 1, 5, 10
NVME Connectors
• One (1) optional NVME connector supports two
ports (NVME0/NVME1) on the X10OBi-CPU board

1-30
 Chapter 1: Overview

Integrated IPMI 2.0

• IPMI 2.0 supported by the AST2400 Baseboard
Management Controller (BMC) on the AOM-X10OBi-
PCH card
SIOM Support
• One (1) SIOM slot provides serial port & Ethernet
LAN connections via appropriate cables on the AOM-
X10OBi-PCH card
Baseboard Controller
• AST2400 supported by the BMC on the AOM-
X10OBi-PCH card
Peripheral USB Devices
Devices • One (1) USB 2.0 connector on the reverse side of
the BPN-X10OBi midplane for rear chassis access.
BIOS • 16 MB AMI BIOS® UEFI EEPROM Flash BIOS on
the AOM-X10OBi-PCH card
• APM 1.2, PCI 2.3, ACPI 1.0/2.0/3.0, USB Keyboard,
Plug & Play (PnP), and SMBIOS 2.5
Power Con- • One (1) 8-pin GPU/Backplane power connector
figuration (JP2) is located on the X10OBi-CPU card,
• Two (2) 3-pin SATA DOM power connectors (JSD1/
JSD2) are located on the AOM-X10OBi-PCH card,
• Three (3) 8-pin HDD power connectors (JPWR1/
JPWR2/JPWR3) are located on the AOM-X10OBi-
HDD card for HDD device use,
• One (1) 4-pin USB power connector is located on the
reverse side of the BPN-X10OBi card for USB use,
• Five (5) main system power supplies are located on
the rear side of the chassis for system use.
• ACPI/ACPM Power Management
• Main switch override mechanism
• Power-on mode for AC power recovery
• Intel® Intelligent Power Node Manager (Available
when the NMView utility is installed in the system)
• Manageability Engine
PC Health CPU Health Monitoring
Monitoring Onboard voltage monitors for CPU Vcore (up to 8 CPU
cores), 3.3VDD, 3.3VSB, 12V, 5V, Memory Voltage, and
Battery Voltage.

1-31
Super X10OBi Platform User’s Manual

• CPU 7 (6+1)-Phase switching voltage regulator

• CPU/System overheat LED and control
• CPU Thermal Trip support
• Thermal Monitor 2 (TM2) support
Fan Control
• Eight (8) pairs of cooling fans (16 fans total) are lo-
cated on the reverse side of BPN-X10OBi midplane
for rear chassis access
• Multi-speed fan control via onboard BMC
System Man- • PECI (Platform Environment Configuration Interface)
agement 2.0 support
• System resource alert via SuperDoctor® 5
• SuperDoctor 5, Watch Dog, NMI
• Chassis Intrusion Header and Detection
Dimensions • Dimensions of the chassis (X10OBi system base-
board)

Note:

For IPMI configuration Instructions, please refer to the "Embedded IPMI

Configuration User's Guide" available @ http://www.supermicro.com/sup-
port/manuals/.

1-32
 Chapter 1: Overview

X10OBi System Block Diagram

QPI 9.6GT/s
CPU8 PCIE X16, X8, X4 *2 CPU4 PCIE X16, X8, X4 *2
CPU6 PCIE X16, X8, X4 *2 CPU3 PCIE X16, X8, X4 *2

DDR4 * 3 DDR4 CH.A SMI2 SMI2 DDR4 CH.A DDR4 * 3 DDR4 * 3 DDR4 CH.A SMI2 SMI2 JC0 DDR4 CH.A DDR4 * 3
DDR4 * 3 DDR4 CH.B JC0 JC0 DDR4 CH.B DDR4 * 3 DDR4 * 3 DDR4 CH.B JC0 DDR4 CH.B DDR4 * 3
DDR4 * 3 DDR4 CH.C SMI2 CPU8 SMI2 DDR4 CH.C DDR4 * 3 DDR4 * 3 DDR4 CH.C SMI2 QPI 9.6GT/s SMI2 JC1 DDR4 CH.C DDR4 * 3
DDR4 * 3 DDR4 CH.D JC1 CPU6 JC1 DDR4 CH.D DDR4 * 3 DDR4 * 3 DDR4 CH.D JC1
CPU4
DDR4 CH.D DDR4 * 3
CPU3
DDR4 * 3 DDR4 CH.E SMI2 SMI2 DDR4 CH.E DDR4 * 3 DDR4 * 3 DDR4 CH.E SMI2 SMI2 JC2 DDR4 CH.E DDR4 * 3
DDR4 * 3 DDR4 CH.F JC2 JC2 DDR4 CH.F DDR4 * 3 DDR4 * 3 DDR4 CH.F JC2 DDR4 CH.F DDR4 * 3
DDR4 * 3 DDR4 CH.G SMI2 SMI2 DDR4 CH.G DDR4 * 3 DDR4 * 3 DDR4 CH.G SMI2 SMI2 JC3 DDR4 CH.G DDR4 * 3
DDR4 * 3 DDR4 CH.H JC3 JC3 DDR4 CH.H DDR4 * 3 DDR4 * 3 DDR4 CH.H JC3 DDR4 CH.H DDR4 * 3

QPI 9.6GT/s

QPI 9.6GT/s

QPI 9.6GT/s

QPI 9.6GT/s
QPI 9.6GT/s QPI 9.6GT/s
QPI 9.6GT/s QPI 9.6GT/s

DDR4 * 3 DDR4 CH.A SMI2 SMI2 DDR4 CH.A DDR4 * 3 DDR4 * 3 DDR4 CH.A SMI2 SMI2 JC0 DDR4 CH.A
DDR4 * 3 DDR4 CH.B JC0 JC0 DDR4 CH.B
DDR4 * 3 DDR4 * 3 DDR4 CH.B JC0 DDR4 CH.B DDR4 *3
DDR4 * 3
DDR4 CH.C SMI2 DDR4 CH.C DDR4 CH.C SMI2 DDR4 CH.C
DDR4 * 3
DDR4 CH.D JC1 SMI2 CPU5 CPU7 JC1 DDR4 CH.D DDR4 * 3 DDR4 * 3
DDR4 CH.D JC1 CPU2 QPI 9.6GT/s CPU1 SMI2 JC1 DDR4 CH.D DDR4 * 3
DDR4 * 3 DDR4 * 3 DDR4 * 3 DDR4 * 3
DDR4 * 3 DDR4 CH.E SMI2 SMI2 DDR4 CH.E DDR4 * 3 DDR4 * 3 DDR4 CH.E SMI2 SMI2 JC2 DDR4 CH.E
DDR4 * 3 DDR4 CH.F JC2 JC2 DDR4 CH.F
DDR4 * 3 DDR4 * 3 DDR4 CH.F JC2 DDR4 CH.F DDR4 *3
DDR4 * 3
DDR4 * 3 DDR4 CH.G SMI2 SMI2 DDR4 CH.G DDR4 * 3 DDR4 * 3 DDR4 CH.G SMI2 SMI2 JC3 DDR4 CH.G
DDR4 * 3 DDR4 CH.H JC3 JC3 DDR4 CH.H
DDR4 * 3 DDR4 * 3 DDR4 CH.H JC3 DDR4 CH.H DDR4 *3
DDR4 * 3
CPU7 PCIE X16, X8, X4 *2 CPU2 PCIE X16, X8, X4 *2
CPU5 PCIE X16, X8, X4 *2 CPU1 PCIE X16, X8, X4 *2
QPI 9.6GT/s

CPU8 PCIE SLOTPCI-e 3.0 x16 CPU8 PCIE X16 CPU4 PCIE X8SIOM SLOT CPU2 PCIE X8 DMI2 (X4)
HDD10 SLOT PCI-e 3.0 x16 (X8) PCI-e 3.0 x16 (X8)
CPU8 NVME NVME x4 *2 CPU8 PCIE X4 *2
CPU8 PCIE X8
CPU7 PCIE SLOTPCI-e 3.0 x16 CPU7 PCIE X16 PCIE SLOT5 PCI-e 3.0 x16 (X8)
1 * USB in 2 PORTS
CPU7 NVME NVME x4 *2 CPU7 PCIE X4 *2 CPU7 PCIE X8 100/1000 PHY USB 2.0 X1 USB 2.0 X1 INTERNAL HEADER
PCIE SLOT4 PCI-e 3.0 x16 (X8) BMC
CPU6 PCIE SLOTPCI-e 3.0 x16 CPU6 PCIE X16 PCIE 1.0 X1
CPU6 PCIE X8 ASPEED2400 SATA 3.0 2 * SATA DOM
CPU6 NVME NVME x4 *2 CPU6 PCIE X4 *2 PCIE SLOT3 PCI-e 3.0 x16 (X8) 100/1000 RJ45
VGA LPC
PCH SPI
CPU5 PCIE SLOTPCI-e 3.0 x16 CPU5 PCIE X16 CPU5 PCIE X8 COM SPI BIOS
PCIE SLOT2 PCI-e 3.0 x16 (X8)
CPU5 NVME NVME x4 *2 CPU5 PCIE X4 *2 SATA 2.0 X2 SATA 2.0 Connector X2
CPU3 PCIE X8 8 * FAN USB 2.0 X2
CPU4 PCIE SLOTPCI-e 3.0 x16 CPU4 PCIE X16 PCIE SLOT1 PCI-e 3.0 x16 (X8)
CPU4 NVME NVME x4 *2 CPU4 PCIE X4 *2 CPU1 PCIE X8
HDD1 SLOT PCI-e 3.0 x16 (X8) TPM
CPU3 PCIE SLOTPCI-e 3.0 x16 CPU3 PCIE X16 SLB9660
CPU3 NVME NVME x4 *2 CPU3 PCIE X4 *2 KVM CONNECTOR (VGA,
COM, USB2.0 X2) TPM
CPU2 PCIE SLOTPCI-e 3.0 x16 CPU2 PCIE X16 INTERNAL
HEADER
CPU2 NVME NVME x4 *2 CPU2 PCIE X4 *2
CPU1 PCIE SLOTPCI-e 3.0 x16 CPU1 PCIE X16
CPU1 NVME NVME x4 *2 CPU1 PCIE X4 *2

System Block Diagram

Note: This is a general block diagram and may not exactly represent the
features on your system. See the "System Platform Features "pages for
the actual specifications of the system.

1-33
Super X10OBi Platform User’s Manual

1-8 Processor/PCH Platform Overview

Built upon the functionality and capability of the Intel E7-8800 v3/v4 series
processor(s) and the 602J PCH, the X10OBi system provides support for an 8-
way processor-based HPC/Cluster/Database server platform.

With the Intel QuickPath interconnect (QPI) controller built in, the E7-8800 v3/
v4 series processor offers a point-to-point system interconnect interface, greatly
enhancing system performance by utilizing serial link interconnections, which al-
lows for increased bandwidth and scalability.

The 602J PCH provides an Interface between the QPI-based processor and
PCI-Express components. Each processor supports full-width, bidirectional inter-
connects at the speeds of up to 9.6 GT/s. Each QPI link consists of 20 pairs of
unidirectional differential lanes for data transmission in addition to a differential
forwarding clock. The x16 PCI Express Gen 3 connections can also be config-
ured as x8, x4, and x2 links to comply with the PCI-E Base Specification, Rev.
2.0. These PCI-E Gen 3 lanes support peer-to-peer read-and-write transactions.

The 602J PCH also offers a wide range of ESI, Intel® I/OAT Gen 3, Intel VT-d, and
RAS (Reliability, Availability and Serviceability) support. The features supported
include memory interface ECC, x4/x8 Single Device Data Correction (SDDC),
Flow-through CRC (Cyclic Redundancy Check), parity protection, out-of-band
register access via the SMBus, and memory mirroring for data integrity.

Main Features of the Intel E7-8800 (v3/v4) Processor

• Full-connectivity (with four Intel® QuickPath Interconnects and up to ten cores
in each socket with 24MB of shared last level (L3) cache supported)

• CPU-integrated memory controller with support of the following:

• DDR4 ECC 3DS LRDIMM/LRDIMM/RDIMM memory with speeds of up to

1866 MHz

• Virtualization Technology

• 44-bit physical address and 48-bit virtual address supported

1-34
 Chapter 1: Overview

1-9 Special Features

Recovery from AC Power Loss

Basic I/O System (BIOS) provides a setting for you to determine how the system will
respond when AC power is lost and then restored to the system. You can choose
for the system to remain powered off (in which case you must press the power
switch to turn it back on), or for the system to automatically return to a power-on
state. See the Advanced BIOS Setup section to change this setting. The default
setting is Last State.

1-10 PC Health Monitoring

This section describes the PC health monitoring features of your system. A Base-
board Management Controller (BMC) chip, which is located on the AOM-X10OBi-
PCH board, provides PC health monitoring. The onboard BMC will scan the onboard
voltages continuously: CPU vcore (up to 8 CPU cores), 3.3VSB, P3V3, 12V, 5V,
memory voltage, and battery voltage. If a voltage becomes unstable, a warning is
given or an error message is sent to the screen. The user can adjust the voltage
thresholds to define the sensitivity of the voltage monitor.

Fan Status Monitor with Firmware Control

PC health monitoring in the BMC can check the RPM status of the cooling fans.
The onboard CPU and chassis fans are controlled by the IPMI interface.

Environmental Temperature Control

The thermal control sensor monitors the CPU temperature in real time and will turn
on the thermal control fan whenever the CPU temperature exceeds a user-defined
threshold. The overheat circuitry runs independently from the CPU. Once the ther-
mal sensor detects that the CPU temperature is too high, it will automatically turn
on the thermal fans to prevent the CPU from overheating. The onboard chassis
thermal circuitry can monitor the overall system temperature and alert the user when
the chassis temperature is too high.
Note: To avoid possible system overheating, please be sure to provide
adequate airflow to your system.

1-35
Super X10OBi Platform User’s Manual

System Resource Alert

This feature is available when the system is used with SuperDoctor 5 in Windows
OS or with SuperDoctor II in Linux. SuperDoctor is used to notify the user of
certain system events.

1-11 ACPI Features

ACPI stands for Advanced Configuration and Power Interface. The ACPI specifica-
tion defines a flexible and abstract hardware interface that provides a standard
way to integrate power management features throughout a PC system, including
the hardware, operating system, and application software. This enables the system
to automatically turn on and off peripherals, network cards, hard disk drives, and
printers.
In addition to enabling operating-system-directed power management, ACPI also
provides a generic system event mechanism for Plug-and-Play, and an operating-
system-independent interface for configuration control. ACPI leverages the Plug-and
-Play BIOS data structures, while providing a processor architecture-independent
implementation that is compatible with Windows Server 2012, and Windows 2016
newer operating systems.

1-12 Power Supply

As with all computer products, a stable power source is necessary for proper and
reliable operation. This is even more important for processors that have high CPU
clock rates.
The X10OBi system comes with five main system power supplies on the rear side
of the chassis to supply the power need of your system. In addition to these five
power supplies, there are individual power connectors installed on an add-on card
or a component board to provide power supply to the components installed on that
particular add-on card or component board. These power connectors include the
following:
• One (1) 8-pin GPU/Backplane power connector (JP2) is located on the X10OBi-
CPU board to provide power supply to the GPU or backplane devices installed
on the CPU board,
• Two (2) 3-pin SATA DOM power connectors (JSD1/JSD2) are located on the
AOM-X10OBi-PCH card to provide power supply to the SATA DOM devices on
the PCH card,
• Three (3) 8-pin HDD power connectors (JPWR1/ JPWR2/JPWR3) are located
on the AOM-X10OBi-HDD card to provide power supply to the HDD devices
on the HDD card,

1-36
 Chapter 1: Overview

• One (1) 4-pin USB power connector is located on the reverse side of the BPN-
X10OBi card to provide power supply to the USB device accessible from the
rear side of the chassis.
Please connect these power connectors to the power supply to provide adequate
power to the components and the system.
Warning! To avoid damaging the power supply or the system, be sure to connect all
the power connectors mentioned above to the power supply. Failure to do so will void
the manufacturer warranties on both your power supply and your system.

It is strongly recommended that you use high-quality power supplies that meet ATX
Power Supply Specification 2.02 or above. It must also be SSI compliant. (For more
information, please refer to the website at http://www.ssiforum.org/.) Additionally, in
areas where noisy power transmission is present, you may choose to install a line
filter to shield the computer from noise. It is recommended that you also install a
power surge protector to help avoid problems caused by power surges.

1-13 Advanced Power Management

The new advanced power management features supported by the motherboard
includes the following:

Intel® Intelligent Power Node Manager (NM) (Available

when the NMView utility is installed in the system)
The Intel® Intelligent Power Node Manager (IPNM) provides your system with
real-time thermal control and power management for maximum energy efficiency.
Although IPNM Specification Version 1.5/20 is supported by the BMC (Baseboard
Management Controller), your system must also have IPNM-compatible Manage-
ment Engine (ME) firmware installed to use this feature.
Note: Support for IPNM Specification Version 1.5 or Version 2.0 depends
on the power supply used in the system.

Management Engine (ME)

The Management Engine, which is an ARC controller embedded in the PCH, pro-
vides Server Platform Services (SPS) to your system. The services provided by
SPS are different from those provided by the ME on client platforms.
Note: For more information regarding the Intel PCH, please refer to the
AOM-X10OBi-PCH section.

1-37
 Chapter 2: Installation

Chapter 2

Installation

2-1 Standardized Warning Statements

The following statements are industry-standard warnings provided to alert the user
of the situation when a bodily injury might occur. Should you have questions or
experience difficulty, contact Supermicro's Technical Support department for assis-
tance. Only certified technicians should attempt to install or configure components.
Read this section in its entirety before installing or configuring components in the
Supermicro chassis.

Battery Handling

Warning!

There is a danger of explosion if the battery is replaced incorrectly. Replace the

battery only with the same or equivalent type recommended by the manufacturer.
Dispose of used batteries according to the manufacturer's instructions.

電池の取り扱い

電池交換が正しく行われなかった場合、破裂の危険性があります。交換する電池はメー
カーが推奨する型、または同等のものを使用下さい。使用済電池は製造元の指示に従
って処分して下さい。

警告
电池更换不当会有爆炸危险。请只使用同类电池或制造商推荐的功能相当的电池更
换原有电池。请按制造商的说明处理废旧电池。

警告
電池更換不當會有爆炸危險。請使用製造商建議之相同或功能相當的電池更換原有
電池。請按照製造商的說明指示處理廢棄舊電池。

Warnung
Bei Einsetzen einer falschen Batterie besteht Explosionsgefahr. Ersetzen Sie die
Batterie nur durch den gleichen oder vom Hersteller empfohlenen Batterietyp.
Entsorgen Sie die benutzten Batterien nach den Anweisungen des Herstellers.

2-1
Super X10OBi Platform User’s Manual

Attention
Danger d'explosion si la pile n'est pas remplacée correctement. Ne la remplacer
que par une pile de type semblable ou équivalent, recommandée par le fabricant.
Jeter les piles usagées conformément aux instructions du fabricant.
¡Advertencia!
Existe peligro de explosión si la batería se reemplaza de manera incorrecta. Re-
emplazar la batería exclusivamente con el mismo tipo o el equivalente recomen-
dado por el fabricante. Desechar las baterías gastadas según las instrucciones
del fabricante.

!‫אזהרה‬
‫ יש להחליף‬.‫קיימת סכנת פיצוץ של הסוללה במידה והוחלפה בדרך לא תקינה‬
.‫את הסוללה בסוג התואם מחברת יצרן מומלצת‬
.‫סילוק הסוללות המשומשות יש לבצע לפי הוראות היצרן‬

‫ھﻨﺎك ﺧﻄﺮ ﻣﻦ اﻧﻔﺠﺎر ﻓﻲ ﺣﺎﻟﺔ اﺳﺘﺒﺪال اﻟﺒﻄﺎرﯾﺔ ﺑﻄﺮﯾﻘﺔ ﻏﯿﺮ ﺻﺤﯿﺤﺔ ﻓﻌﻠﯿﻚ‬
‫اﺳﺘﺒﺪال اﻟﺒﻄﺎرﯾﺔ‬
‫ﻓﻘﻂ ﺑﻨﻔﺲ اﻟﻨﻮع أو ﻣﺎ ﯾﻌﺎدﻟﮭﺎ ﻛﻤﺎ أوﺻﺖ ﺑﮫ اﻟﺸﺮﻛﺔ اﻟﻤﺼﻨﻌﺔ‬
‫ﺗﺨﻠﺺ ﻣﻦ اﻟﺒﻄﺎرﯾﺎت اﻟﻤﺴﺘﻌﻤﻠﺔ وﻓﻘﺎ ﻟﺘﻌﻠﯿﻤﺎت اﻟﺸﺮﻛﺔ اﻟﺼﺎﻧﻌﺔ‬

경고!

배터리가 올바르게 교체되지 않으면 폭발의 위험이 있습니다. 기존 배터리와 동일

하거나 제조사에서 권장하는 동등한 종류의 배터리로만 교체해야 합니다. 제조사
의 안내에 따라 사용된 배터리를 처리하여 주십시오.

Waarschuwing
Er is ontploffingsgevaar indien de batterij verkeerd vervangen wordt. Vervang de
batterij slechts met hetzelfde of een equivalent type die door de fabrikant aan-
bevolen wordt. Gebruikte batterijen dienen overeenkomstig fabrieksvoorschriften
afgevoerd te worden.

2-2
 Chapter 2: Installation

Product Disposal

Warning!
Ultimate disposal of this product should be handled according to all national laws
and regulations.

製品の廃棄

この製品を廃棄処分する場合、国の関係する全ての法律・条例に従い処理する必要が
あります。

警告
本产品的废弃处理应根据所有国家的法律和规章进行。

警告
本產品的廢棄處理應根據所有國家的法律和規章進行。

Warnung
Die Entsorgung dieses Produkts sollte gemäß allen Bestimmungen und Gesetzen
des Landes erfolgen.
¡Advertencia!
Al deshacerse por completo de este producto debe seguir todas las leyes y regla-
mentos nacionales.
Attention
La mise au rebut ou le recyclage de ce produit sont généralement soumis à des
lois et/ou directives de respect de l'environnement. Renseignez-vous auprès de
l'organisme compétent.

‫סילוק המוצר‬

!‫אזהרה‬
.‫סילוק סופי של מוצר זה חייב להיות בהתאם להנחיות וחוקי המדינה‬

2-3
Super X10OBi Platform User’s Manual

‫ﻋﻨﺪ اﻟﺘﺨﻠﺺ اﻟﻨﮭﺎﺋﻲ ﻣﻦ ھﺬا اﻟﻤﻨﺘﺞ ﯾﻨﺒﻐﻲ اﻟﺘﻌﺎﻣﻞ ﻣﻌﮫ وﻓﻘﺎ ﻟﺠﻤﯿﻊ اﻟﻘﻮاﻧﯿﻦ واﻟﻠﻮاﺋﺢ اﻟﻮطﻨﯿﺔ‬
경고!

이 제품은 해당 국가의 관련 법규 및 규정에 따라 폐기되어야 합니다.

Waarschuwing
De uiteindelijke verwijdering van dit product dient te geschieden in overeenstemming
met alle nationale wetten en reglementen.

2-2 Static-Sensitive Devices

Electrostatic Discharge (ESD) can damage electronic components. To avoid damag-
ing your system, it is important to handle it very carefully. The following measures
are generally sufficient to protect your equipment from ESD.

Precautions
• Use a grounded wrist strap designed to prevent static discharge.

• Touch a grounded metal object before removing the board from the antistatic
bag.

• Handle the board by its edges only; do not touch its components, peripheral
chips, memory modules, or gold contacts.

• When handling chips or modules, avoid touching their pins.

• Put the system motherboard and peripherals back into their antistatic bags
when not in use.

• For grounding purposes, make sure that your system chassis provides excellent
conductivity between the power supply, the case, the mounting fasteners, and
the system motherboard.

• Use only the correct type of onboard CMOS battery as specified by the manu-
facturer. To avoid possible explosion, do not install the onboard battery upside
down.

Unpacking
The system board is shipped in antistatic packaging to avoid static damage. When
unpacking the board, make sure the person handling it is static-protected.

2-4
 Chapter 2: Installation

2-3 Unpacking and Installation

Warning: The entire server unit can weigh more than 200lbs. A minimum of two able
persons are required to carry the system. Failure to do so may result in personal injury
and/or damage to the system. Please pay special attention to the warning label on the
server chassis as shown below.

Pay special attention to

warning labels on the
server chassis

Notes:

• Always connect the power cord last, and always remove it before adding,
removing, or changing any hardware components.

• Always make that your area is clear of any trip hazards when carrying the
system.

• Make certain that the correct mounting hardware is used. The entire server
unit weighs more than 200lbs. A minimum of two able-handed persons are
required to carry the system. Failure to do so may result in personal injury
and/or damage to the system.

2-5
Super X10OBi Platform User’s Manual

System Front Panel View

The following section provides the information of the system front panel view.

4 3 4 3 4 3 4 3 4 3 4 3 4 3 4 3 6 9
9 HDD1 CPU1 CPU2 CPU8 HDD2
CPU3 CPU4 CPU5 CPU6 CPU7

7 7 7 7

5
8 8

7 7 7 7
10 10 10 10 10 10 10 10 5
10 10 10 10 10 10 10 5
8 10

5 8

7 7 7 7

8
8

1 1 1 1 1 1 1 1
2 2
HDD1 CPU1 CPU2 CPU3 CPU4 CPU5 CPU6 CPU7 CPU8 HDD2
8 4 3 4 3 4 3 4 3 4 3 4 3 4 3 4 3 6

Front Panel Components

The following section lists the components on the front panel.

1. CPU module (x8)

2. Storage module (x2)
3. CPU module lock (x16)
4. CPU module release latch (x16)
5. Storage module lock (x4)
6. Storage module latch (x4)
7. Hot-swap 2.5" HDD tray (x12)
8. HDD tray latch (x12)
9. KVM port (for dongle cable with 1 VGA port) (2)
10. Full-height_full-length (FHFL) PCI-E/NVMe bay (x16)

2-6
 Chapter 2: Installation

Front Panel LED Indicators

The following section provides information on the front panel LED indicators.

5 6

HDD1 CPU1 CPU2 CPU3 CPU4 CPU5 CPU6 CPU7 CPU8 HDD2

HDD1 CPU1 CPU2 CPU3 CPU4 CPU5 CPU6 CPU7 CPU8 HDD2

1. System Power LED

2. System UID (Unit Identifier) LED
3. System Interaction LED
4. System Power Button
5. CPU Module Connection
6. Memory Error LED

2-7
Super X10OBi Platform User’s Manual

System Back Panel View

The following section provides the information of the system back panel view.
10 9 10 7 9 8 10 13 15
16
9
4 4 4
15 15 3
9 14
4 4

6 12
6 6 6
16 16
6 6 6 6
2 2 2 2

6 6 6 6

6 6 6 6
2 2 2
2

1 1 1 1 1

5 11 5 11 5 11 5 11 5 11

9 10 4 15

16
8
3
7
Back Panel Components
12 13 14

1. Power Supply (x5)

2. Counter-Rotation Fan (x8)
3. PCH Module (x1)
4. PCI-E Module in Full-Height/Half-Length (FHHL) PCI-E Bay (x5)
5. Power Supply Latch (x5)
6. Fan Latch (x16)
7. PCH Module Lock (x1)
8. PCH Module Latch (x1)
9. PCI-E Module Lock (5)
10. PCI-E Module Latch (5)
11. Power Supply Status LED (5)
12. SIOM Bay
13. IPMI Port
14. UID Button/LED
15. PCI-E Power Button/LED
16. PCI-E Attention LED

2-8
 Chapter 2: Installation

To Install the CPU/Storage Modules into the Chassis

Inside the system package, the CPU and storage modules will be separate from
the server chassis. Please follow the steps below to install a module into the server
chassis.

Storage Module

CPU Module

1. Inside the server chassis, locate the proper slot which you want to insert the
module into. Align the module you want to install with the slot of your choice.

2. Insert the module into the slot and gently push it into the slot until it is se-
curely seated inside the slot.

2-9
Super X10OBi Platform User’s Manual

To Lock a CPU/Storage Module after it is Inserted into the

Chassis

1. Please note that each storage or CPU module has a red handle on the lock
lever. Turn the red handle counter-clockwise to lock the lever as shown below.

Turn the red handle counter-clockwise to lock Lever.

2. Locate a black thumb screw that also came with the module.

3. Turn the lock lever counter-clockwise to engage the lever.

4. Push the thumb screw to engage it.

5. Turn the thumb screw clockwise to tighten it.

2-10
 Chapter 2: Installation

To Install the PCH & SIO Modules into the Back of

Chassis
1. After installing the CPU and storage modules in the front of the server chas-
sis, follow the same steps to install the PCH and SIO modules in the back
of the chassis and lock these modules into the chassis. Please note that the
power supply and the fan modules may have already been installed at the
factory.

Server Chassis

PCI-E Module

PCH Module with

Fan Module SIOM Card

Power Supply
Module

2. When finished, attach the rail mounts to the server chassis and mount it onto
a server rack (if required). (Note: a fully populated server chassis may weigh
more than 200lbs, and a minimum of two able-bodied persons are needed to
carry the chassis.)

3. Attach the power cord, network, and KVM cables to the server. Then, power
on the system.

4. Follow the instructions in Chapter 4 (BIOS) and properly configure IPMI for
remote access.

2-11
Super X10OBi Platform User’s Manual

To Install Additional Components or Hard Drives into the

Server Chassis
Note: The CPU and memory modules were populated at the factory, and
we do not recommend that you open these modules. However, when you
need to open a module, please follow the following instructions below.

1. Use a Philips screw driver to remove the top screws. Once the cover is loose,
remove the cover.

CPU Module Storage Module

2. Once the cover is off, you may now install the needed components such as
additional hard drives, PCI-E add-on cards or additional memory modules
into the chassis. Please follow standard ESD procedures on Section 2-2 to
prevent damage caused by static electricity to the server components.

2-12
 Chapter 2: Installation

To Install a PCI-E Add-on Card

Each PCI-E module will support one PCI-E card. To install a PCI-E card into the
module, please insert the PCI-E card into the module as shown in the illustration
below and secure it with a screw. Once the PCI-E is secure to the module, insert
the module into its slot at the back of the server chassis.

PCI-E Module

PCI-E Card

Additional Hard Drives Installation

Depending on your server's configuration, it may be necessary to install additional
hard drives in the storage module. The following exploded illustration shows the
different locations where additional hard drives may be installed.

You may need to install

an additional RAID card
in this slot in order to
install additional hard
drives.

2-13
 Chapter 3: Troubleshooting

Chapter 3

Troubleshooting

3-1 Troubleshooting Procedures

Use the following procedures to troubleshoot your system. If you have followed all
of the procedures below and still need assistance, refer to the "Technical Support
Procedures" and/or "Returning Merchandise for Service" section(s) in this chapter.
Note: Always disconnect the power cord before adding, changing, or
installing any hardware components.

Before Power On
1. Make sure that there are no short circuits between all add-on cards, system
boards, I/O modules, and chassis.

2. Disconnect all ribbon/wire cables from the system board, I/O module, and
memory cards, including those for internet and USB connections.

3. Remove all I/O module, and add-on cards.

4. Install the X10OBi-CPU cards on the BPN-X10OBi midplane first (-making

sure the CPU is fully seated), and connect the front panel connectors to the
system board.

No Power
1. Make sure that no short circuits between the system board, add-on cards,
and chassis.

2. Make sure that the ATX power connectors are properly connected.

3. Check that the 115V/230V switch on the power supply, if available, is properly
set.

4. Turn the power switch on and off to test the system, if applicable.

3-1
Super X10OBi Platform User’s Manual

5. The battery on your system board may be old. Check to verify that it still sup-
plies ~3VDC. If it does not, replace it with a new one.

No Video
1. If the power is on, but you have no video, remove the I/O module, all the add-
on cards and cables.

2. Use the speaker to determine if any beep codes exist. Refer to Appendix A
for details on beep codes.

System Boot Failure

If the system does not display POST or does not respond after the power is turned
on, check the following:
1. Check for any error beep from the speaker on the system board.

• If there is no error beep, try to turn on the system without DIMM modules installed
on the CPU card. If there is still no error beep, try to turn on the system again
with only one CPU board on the CPU card Slot1 on the BPN-X10OBi midplane.
If there is still no error beep, replace the system board.

• If there are error beeps, clear the CMOS settings by unplugging the power cord
and contracting both pads on the CMOS Clear Jumper (JBT1) on the X10OBi-
PCH card. (Refer to the PCH card section in Chapter 1.)

2. Remove all components from the system board, and add-on cards, especially
the DIMM modules. Make sure that the system power is on and that memory
error beeps are activated.

3. Turn on the system with only one DIMM module on a X10OBi CPU board,
and with only one CPU board installed in the entire system. If the system
boots, check for bad DIMM modules or slots by following the Memory Errors
Troubleshooting procedure in this chapter.

Losing the System’s Setup Configuration

1. Make sure that you are using high-quality power supplies. A poor-quality power
supply may cause the system to lose CMOS setup information.

3-2
 Chapter 3: Troubleshooting

2. The battery on your system board may be old. Check to verify that it still supplies
~3VDC. If it does not, replace it with a new one.

3. If the above steps do not fix the setup configuration problem, contact your
vendor for repairs.

Memory Errors
When a No_Memory_Beep_Code is issued by the system, check the following:
1. Make sure that the memory modules are compatible with the system and that
the DIMM modules are properly and fully installed. (For memory compatibility,
refer to the Memory Compatibility chart posted on our website at http://www.
supermicro.com.)

2. Check if different speeds of DIMMs have been installed. It is strongly recom-

mended that the same RAM speed of DIMMs are used in the system.

3. Make sure that you are using the correct type of memory modules as recom-
mended by Supermicro. Please refer to the memory support section on the CPU
board section in Chapter.

4. Check for bad DIMM modules or slots by swapping a single module among all
memory slots and check the results.

5. Make sure that all memory modules are fully seated in their slots. Follow the
instructions given in the Memory Tables in the CPU card section in Chapter 1.

When the System Becomes Unstable

A. When the system becomes unstable during or after OS installation, check
the following:

1. CPU/BIOS support: Check whether your CPU is supported and whether you
have the latest BIOS installed.

2. Memory support: Make sure that the memory modules are supported by test-
ing the modules using memtest86 or a similar utility.

Note: Refer to the product page on our Website at http:\\www.supermicro.

com for the memory compatibility list.

3. HDD support: Check whether all hard disk drives (HDDs) work properly. Replace
the bad HDDs with good ones. (HDDs are installed on the X10OBi-HDD card.)

3-3
Super X10OBi Platform User’s Manual

4. System cooling: Check system cooling to make sure that all heatsink fans, and
CPU/system fans, etc., work properly. Check Hardware Monitoring settings in
the BIOS to make sure that the CPU and system temperatures are within the
normal range. Also, check the front-panel Overheat LED to make sure that the
Overheat LED is not on.

5. Adequate power supply: Make sure that the power supply provides adequate
power to the system and that all power connectors are connected. Please refer
to our website for more information on the minimum power requirement.

6. Proper software support: Make sure that the correct drivers are used.

B. When the system becomes unstable before or during OS installation, check

the following:

1. Source of installation: Make sure that the devices used for installation are work-
ing properly, including boot devices such as CDs/DVDs.

2. Cable connection: Check to make sure that all cables are connected and work-
ing properly.

3. Using minimum configuration for troubleshooting: Remove all unnecessary com-

ponents (starting with add-on cards first), and use the minimum configuration
(with a CPU and a memory module installed on the CPU board) to identify the
trouble areas. Refer to the steps listed in Section A above for proper trouble-
shooting procedures.

4. Identifying bad components by isolating them: If necessary, remove the com-

ponent in question from the chassis, and test it in isolation to make sure that it
works properly. Replace a bad component with a good one.

5. Check and change one component at a time instead of changing several items
at the same time. This will help isolate and identify the problem.

6. To find out if a component is good, swap it with a new one to see if the system
works properly. If so, then the old component is bad. You can also install the
component in question in another system. If the new system works, the com-
ponent is good and the old system has problems.

3-4
 Chapter 3: Troubleshooting

3-2 Technical Support Procedures

Before contacting Technical Support, please take the following steps. Also, please
note that as a system and motherboard manufacturer, Supermicro also sells prod-
ucts through its channels, so it is best to first check with your distributor or reseller
for troubleshooting services. They should know of any possible problems with the
specific system configuration that was sold to you.
1. Please go through the "Troubleshooting Procedures" and "Frequently Asked
Question" (FAQ) sections in this chapter or see the FAQs on our website (http://
www.supermicro.com/) before contacting Technical Support.

2. BIOS upgrades can be downloaded from our website (http://www.supermicro.

com).

3. If you still cannot resolve the problem, include the following information when
contacting Supermicro for technical support:

• System board model and PCB revision number

• BIOS release date/version (This can be seen on the initial display when your
system first boots up.)

• System configuration

• Distributors: For immediate assistance, please have your account number ready
when placing a call to our technical support department. We can be reached by
e-mail at [email protected].

4. An example of a Technical Support form is on our website at (http://www.su-

permicro.com).

3-5
Super X10OBi Platform User’s Manual

3-3 Battery Removal and Installation

Battery Removal (Located on the X10OBi-CPH card)

To remove the onboard battery, follow the steps below:
1. Power off your system and unplug your power cable.

2. Locate the onboard battery as shown below.

3. Using a tool such as a pen or a small screwdriver, push the battery lock out-
wards to unlock it. Once unlocked, the battery will pop out from the holder.

4. Remove the battery.

Proper Battery Disposal

Warning! Please handle used batteries carefully. Do not damage the battery in any
way; a damaged battery may release hazardous materials into the environment. Do
not discard a used battery in the garbage or a public landfill. Please comply with the
regulations set up by your local hazardous waste management agency to dispose of
your used battery properly.

Battery Installation
To install an onboard battery, follow the steps below:
1. Power off your system and unplug your power cable.

2. Locate the onboard battery as shown below.

3. Identify the battery's polarity. The positive (+) side should be facing up.

4. Insert the battery into the battery holder and push it down until you hear a
click to ensure that the battery is securely locked.

Note: When replacing a battery, be sure to only replace it with the same
type.

3-6
 Chapter 3: Troubleshooting

3-4 Frequently Asked Questions

Question: What are the various types of memory that my system mother-
board can support?

Answer: The X10OBi supports 3DS Load Reduced (3DS LRDIMM)/Load Reduced
(LRDIMM)/Registered (RDIMM) ECC DDR4 of up to 1866 MHz. It is strongly recom-
mended that you do not mix memory modules of different types, speeds and sizes.
Please follow all memory installation instructions given in the memory section in
the X10OBi-CPU board section in Chapter 1.
Question: What's on the CD that came with my system motherboard?

Answer: The supplied compact disc has drivers and programs that will greatly
enhance your system performance. We recommend that you review the CD and
install the applications you need. Applications on the CD include chipset drivers
for the Windows OS, security, and audio drivers.
Question: How do I handle the used battery (on the X10OBi-PCH card)?

Answer: Please handle used batteries carefully. Do not damage the battery in any
way; a damaged battery may release hazardous materials into the environment.
Do not discard a used battery in the garbage or a public landfill. Please comply
with the regulations set up by your local hazardous waste management agency to
dispose of your used battery properly.
Question: How do I update my BIOS (on the X10OBi-PCH card)? under DOS?

It is recommended that you do not upgrade your BIOS if you are not experiencing
any problems with your system. Updated BIOS files are located on our website
at http://www.supermicro.com. Please check our BIOS warning message and the
information on how to update your BIOS on our website. Select your motherboard
model and download the BIOS file to your computer. Also, check the current BIOS
revision to make sure that it is newer than your BIOS before downloading. You
can choose from the zip file or the .exe file. If you choose the zip BIOS file, please
unzip the BIOS file onto a bootable USB device. Run the batch file using the format
AMI.bat filename.rom from your bootable USB device to flash the BIOS. Then, your
system will automatically reboot.

Warning: Do not shut down or reset the system while updating BIOS to prevent pos-
sible system boot failure.)

Note: The SPI BIOS chip used in this system board cannot be removed.
Send your system board back to our RMA Department at Supermicro
for repair. For BIOS Recovery instructions, please refer to the AMI BIOS
Recovery Instructions posted at http://www.supermicro.com.

3-7
Super X10OBi Platform User’s Manual

Question: How do I update my BIOS under UEFI Shell?

Note: We do not recommend that you update your BIOS if you are not
experiencing a BIOS-related problem. If you need to update your BIOS,
please follow the steps below to properly update your BIOS under UEFI
Shell.

1. Download and save the BIOS update package to your computer

2. Extract the files from the UEFI folder of the BIOS package to a USB stick.

Note: The USB stick doesn't have to be bootable; however, it has to be

formatted with the FAT/FAT32 file system.

3. Insert the USB stick into a USB port, boot to the UEFI Built-In Shell, and type
the following commands to start the BIOS update:

Shell> fs0:
fs0:\> cd UEFI
fs0:\UEFI> flash.nsh BIOSname#.###
4. The FLASH.NSH script will compare the Flash Descriptor Table (FDT) code in
the new BIOS with the existing one in the motherboard:

a. If a different FDT is found

• A new file, STARTUP.NSH, will be created, and the system will automatically
reboot in 10 seconds without you pressing any key. BIOS will be updated after
the system reboots.

• You can also press <Y> to force an immediate system reboot to shorten the
process. During system reboot, press the <F11> key to invoke the boot menu
and boot into the build-in UEFI Shell. Your BIOS will be updated automatically.

b. If the FDT is the same

• BIOS update will be immediately performed without a system reboot initiated.

Warning: Do not shut down or reset the system while updating the BIOS to prevent
possible system boot failure!)

5. Perform an A/C power cycle after the message indicating the BIOS update
has completed.

6. Go to the BIOS setup utility, and restore the BIOS settings.

3-8
 Chapter 3: Troubleshooting

3-5 Returning Merchandise for Service

A receipt or copy of your invoice marked with the date of purchase is required before
any warranty service will be rendered. You can obtain service by calling your vendor
for a Returned Merchandise Authorization (RMA) number. When returning to the
manufacturer, the RMA number should be prominently displayed on the outside of
the shipping carton, and the package should be mailed prepaid or hand-carried.
Shipping and handling charges will be applied for all orders that must be mailed
when service is complete. For faster service, you can also request an RMA autho-
rization online (http://www.supermicro.com).
This warranty only covers normal consumer use and does not cover any damage
incurred in shipping or from any failure caused by alternation, misuse, abuse, or
improper maintenance of products.
During the warranty period, contact your distributor first for any product problems.

3-9
 Chapter 4: AMI BIOS

Chapter 4

BIOS

4-1 Introduction
This chapter describes the AMI BIOS setup utility for the X10OBi Platform. It also
provides the instructions on how to navigate the AMI BIOS setup utility screens.
The AMI ROM BIOS is stored in a Flash EEPROM and can be easily updated.

Starting BIOS Setup Utility

To enter the AMI BIOS setup utility screens, press the <Del> key while the system
is booting up.
Note: In most cases, the <Del> key is used to invoke the AMI BIOS setup
screen. There are a few cases when other keys are used, such as <F3>,
<F4>, etc.

Each main BIOS menu option is described in this manual. The Main BIOS setup
menu screen has two main frames. The left frame displays all the options that can
be configured. Grayed-out options cannot be configured. Options in blue can be
configured by the user. The right frame displays the key legend. Above the key
legend is an area reserved for informational text. When an option is selected in
the left frame, it is highlighted in white. Often informational text will accompany it.
Note: The AMI BIOS has default informational messages built in. The
manufacturer retains the option to include, omit, or change any of these
informational messages.

The AMI BIOS setup utility uses a key-based navigation system called "hot keys."
Most of the AMI BIOS setup utility "hot keys" can be used at any time during setup
navigation. These keys include <F3>, <F4>, <Enter>, <ESC>, arrow keys, etc.
Note 1: Options printed in Bold are default settings.

Note 2: <F3> is used to load optimal default settings. <F4> is used to save
the settings and exit the setup utility.

4-1
Super X10OBi Platform User’s Manual

How To Change the Configuration Data

The configuration data that determines the system parameters may be changed by
entering the AMI BIOS setup utility. This setup utility can be accessed by pressing
<Delete> at the appropriate time during system boot.
Note: For AMI UEFI BIOS Recovery, please refer to the UEFI BIOS Recov-
ery User Guide posted @ http://www.supermicro.com/support/manuals/.

Starting the Setup Utility

Normally, the only visible Power-On Self-Test (POST) is the memory test. As the
memory is being tested, press the <Delete> key to enter the main menu of the AMI
BIOS setup utility. From the main menu, you can access the other setup screens.
An AMI BIOS identification string is displayed at the left bottom corner of the screen
below the copyright message.

Warning: Do not upgrade the BIOS unless your system has a BIOS-related issue.
Flashing the wrong BIOS can cause irreparable damage to the system. In no event
shall the manufacturer be liable for direct, indirect, special, incidental, or consequential
damage arising from a BIOS update. If you have to update the BIOS, do not shut down
or reset the system, while the BIOS is being updated to avoid possible boot failure.

4-2 Main Setup

When you first enter the AMI BIOS setup utility, you will enter the Main setup screen.
You can always return to the Main setup screen by selecting the Main tab on the
top of the screen. The Main BIOS Setup screen is shown below.

4-2
 Chapter 4: AMI BIOS

The AMI BIOS Main menu displays the following information:

System Date/System Time

Use this item to change the system date and time using the arrow keys. Enter new
values through the keyboard and press <Enter>. Press the <Tab> key to move
between fields. The date must be entered in Day MM/DD/YYYY format. The time is
entered in HH:MM:SS format. (Note: The time is in the 24-hour format. For example,
5:30 P.M. appears as 17:30:00.).

Supermicro X10OBi

BIOS Version: This item displays the version of the BIOS ROM used in the
system.

Build Date: This item displays the date when the version of the BIOS ROM used
in the system was built.
CPLD Version: This item displays the version of CPLD (Complex Programmable
Logic Device) firmware used in the system.

Memory Information

Total Memory: This item displays the total size of memory available in the system.

4-3
Super X10OBi Platform User’s Manual

4-3 Advanced Setup Configurations

Select the Advanced tab to access the following submenu items.

Boot Features

Boot Configuration

Quiet Boot
Use this item to select bootup screen display between POST messages and the
OEM logo. Select Disabled to display the POST messages. Select Enabled to
display the OEM logo instead of the normal POST messages. The options are
Disabled and Enabled.

AddOn ROM Display Mode

Use this item to set the display mode for the Option ROM. Select Keep Current
to use the current AddOn ROM Display setting. Select Force BIOS to use the Op-
tion ROM display set by the system BIOS. The options are Force BIOS and Keep
Current.

Bootup Num-Lock
Use this item to set the power-on state for the Numlock key. The options are On
and Off.

Wait For 'F1' If Error

Select Enabled to force the system to wait until the 'F1' key is pressed when an
error occurs. The options are Disabled and Enabled.

4-4
 Chapter 4: AMI BIOS

Re-try Boot
If this item is set to Enabled, the system BIOS will continuously try to boot from
the selected boot drive. The options are Disabled, Legacy Boot, and EFI Boot.

Power Configuration

Watch Dog Function

If enabled, the Watch Dog timer will allow the system to automatically reboot when
a non-recoverable error occurs and it lasts for more than five minutes. The options
are Disabled and Enabled.

Power Button Function

If this item is set to Instant Off, the system will power off immediately as soon as
the user presses the power button. If this item is set to 4 Seconds Override, the
system will power off when the user presses the power button for 4 seconds or
longer. The options are Instant Off and 4 Seconds Override.

Restore on AC Power Loss

Use this item to set the power state after a power outage. Select Stay Off for the
system power to remain off after a power outage. Select Power On to turn on the
system power after a power outage. Select Last State to allow the system to resume
its last power state before a power outage. The options are Power On, Stay Off,
and Last State.

CPU Configuration
This submenu displays the following CPU information as detected by the BIOS. It
also allows the user to configure CPU settings.

Processor 1 - Processor 8
This submenu displays the following information of the CPU specified by you.
• Processor Socket

• Processor ID

• Processor Frequency

• Microcode Revision

• L1 Cache RAM

• L2 Cache RAM
4-5
Super X10OBi Platform User’s Manual

• L3 Cache RAM

• Processor 1 Version - Processor 8 Version

Clock Spread Spectrum

Select Enable to allow the BIOS to attempt to reduce the level of Electromagnetic
Interference caused by the components whenever needed. The options are Dis-
able and Enable.

Hyper-Threading
Select Enable to support Intel's Hyper-threading Technology to enhance CPU per-
formance. The options are Disable and Enable.

Cores Enabled
Use this item to set the number of CPU cores to be enabled in your system. Enter
"0" to enable all cores. There are 10 cores available in the system. The default
setting is 0.

Check CPU BIST (Built-In-Self-Test) Result

Select Enable to de-activate the CPU core that has failed in the built-in self-test at
bootup. The options are Disable and Enable.

Performance/Watt
Select Power Optimized to enable Intel® Turbo Boost Technology support when
the Power Performance State P0 has lasted more than two seconds. The options
are Traditional and Power Optimized.
Execute-Disable Bit (Available if supported by the OS & the CPU)
Select Enable for Execute Disable Bit Technology support, which will allow the
processor to designate areas in the system memory where an application code
can execute and where it cannot, thus preventing a worm or a virus from flooding
illegal codes to overwhelm the processor or damage the system during an attack.
The options are Disable and Enable. (Refer to Intel and Microsoft websites for
more information.)

Intel Virtualization Technology (Available when supported by the CPU)

Select Enable to support Intel Virtualization Technology, which will allow one
platform to run multiple operating systems and applications in independent parti-
tions, creating multiple "virtual" systems in one physical computer. The options
are Disable and Enable.
Note: If there is a change to this setting, you will need to power off and
restart the system for the change to take effect. Please refer to Intel’s
website for detailed information.
4-6
 Chapter 4: AMI BIOS

Intel Safer Mode Extensions

Select Enable for Safer Mode Extensions (SMX) support to enhance data security
in the processor for Intel Virtualization media support. The options are Disable
and Enable.

Hardware Prefetcher (Available when supported by the CPU)

If set to Enable, the hardware prefetcher will prefetch streams of data and instruc-
tions from the main memory to the L2 cache to improve CPU performance. The
options are Enable and Disable.

Adjacent Cache Prefetch (Available when supported by the CPU)

Select Enable for the CPU to prefetch both cache lines for 128 bytes as comprised.
Select Disable for the CPU to prefetch both cache lines for 64 bytes. The options
are Enable and Disable.
Note: Please reboot the system for changes on this setting to take effect.
Please refer to Intel’s website for detailed information.

DCU (Data Cache Unit) Streamer Prefetcher (Available when supported by

the CPU)
If set to Enable, the DCU Streamer Prefetcher will prefetch data streams from the
cache memory to the DCU to speed up data accessing and processing for CPU
performance enhancement. The options are Enable and Disable.

DCU IP Prefetcher
If set to Enable, the IP prefetcher in the DCU (Data Cache Unit) will prefetch IP
addresses to improve network connectivity and system performance. The options
are Enable and Disable.

DCU Mode
Use this item to set the data-prefecting mode for the DCU (Data Cache Unit). The
options are 32KB 8Way Without ECC and 16KB 4Way With ECC.

Direct Cache Access (DCA)

Select Enable to use Intel DCA (Direct Cache Access) Technology to ehance data
transferring and accessing. The options are Disable and Enable.

Extended APIC (Advanced Programmable Interrupt Controller)

Based on Intel's Hyper-Threading architecture, each logical processor (thread) is
assigned 256 APIC IDs (APIDs) in 8-bit bandwidth. When this item is set to En-
able, the APIC ID will be expanded from 8 bits to 16 bits to provide 512 APIDs to
each thread to enhance CPU performance. The options are Disable and Enable.

4-7
Super X10OBi Platform User’s Manual

AES-NI
Select Enable to use the Intel Advanced Encryption Standard (AES) New Instruc-
tions (NI) to ensure data security. The options are Enable and Disable.

 Advanced Power Management Configuration

Advanced Power Management Configuration

Power Technology
Select Energy Efficient to support power-saving mode. Select Custom to cus-
tomize system power settings. Select Max Performance to optimize system
performance. Select Disabled to disable power-saving settings. The options
are Disable, Energy Efficient, and Custom. If the option is set to Custom, the
following items will display:

 CPU P State Control (Available when Power Technology

is set to Custom)
EIST (P-states)
EIST (Enhanced Intel SpeedStep Technology) allows the system to automatically
adjust processor voltage and core frequency to reduce power consumption and
heat dissipation. The options are Disable and Enable.

Turbo Mode
Select Enable to use the Turbo Mode to boost system performance. The options
are Disable and Enable.

P-state Coordination
Use this item to change the P-state (Power-Performance State) coordination
type. P-state is also known as "SpeedStep" for Intel processors. Select HW_ALL
to change the P-state coordination type for hardware components only. Select
SW_ALL to change the P-state coordination type for all software installed in the
system. Select SW_ANY to change the P-state coordination type for a software
program in the system. The options are HW_All, SW_ALL, and SW_ANY.

PL2_SAFETY_NET_ENABLE
Select Enable to enable PL2_SAFETY_NET-ENABLE support to boost system
performance. The options are Disable and Enable.

4-8
 Chapter 4: AMI BIOS

 CPU C State Control (Available when Power Technology

is set to Custom)
C2C3TT (C2-to-C3 Transaction Timer)
Use this item to set the transaction timer from the C2 state to the C3 state. Enter
0 for Auto, which will allow the BIOS to configure the transaction timer automati-
cally. The default setting is 0 (Auto).

Package C State limit

Use this item to set the limit on the C-State package register. The options are
C0/1 state, C2 state, C6 (non-Retention) state, and C6 (Retention) state.

CPU C3 Report
Select Enable to allow the BIOS to report the CPU C3 state (ACPI C2) to the
operating system. During the CPU C3 state, the CPU clock generator is turned
off. The options are Disable and Enable.

CPU C6 Report (Available when Power Technology is set to Custom)

Select Enable to allow the BIOS to report the CPU C6 state (ACPI C3) to the
operating system. During the CPU C6 state, power to all cache is turned off.
The options are Disable and Enable.

Enhanced Halt State (C1E)

Select Enable to use the "Enhanced Halt State" feature, which will significantly
reduce CPU power consumption by reducing CPU's clock cycle and voltage
during a "Halt State." The options are Disable and Enable.

 CPU T State Control (Available when Power Technology

is set to Custom)

ACPI (Advanced Configuration Power Interface) T-States

Select Enable to support CPU throttling by the operating system to reduce power
consumption. The options are Disable and Enable.

 CPU Advanced PM (Power Management) Tuning

 Energy Perf (Performance) BIAS

Energy Performance Tuning

Select BIOS to allow the system BIOS to configure the 'Energy-Performance
Tuning Bias' settings. The options are BIOS and OS.

4-9
Super X10OBi Platform User’s Manual

Energy/Performance BIAS Setting

Use this item to select an appropriate fan setting to achieve maximum system
performance (with maximum cooling) or maximum energy efficiency (with maxi-
mum power saving). The fan speeds are controlled by the firmware management
via IPMI 2.0. The options are Performance, Balanced Performance, Balanced
Power, and Power.

Workload Configuration
Use this item to set the power management setting optimized for regular work-
load condition. The options are Balanced [recommended] and I/O sensitive.

Chipset Configuration

North Bridge
This feature is used to configure Intel North Bridge settings.

Integrated IO Configuration
EV DFX (Device Function On-Hide) Features
When this item is set to Enable, the EV_DFX Lock Bits that are located on a
processor will always remain clear during electric tuning. The options are Dis-
able and Enable.

IIO0 Configuration/IIO1 Configuration/IIO2 Configuration/

IIO3 Configuration/IIO4 Configuration/IIO5 Configuration/
IIO6 Configuration/IIO7 Configuration

PCI Express Port 0 (DMI)

Use the items below to configure the PCI-E settings for a PCI-E port specified
by the user.
The following items will display:
• PCI-E Port Link Status

• PCI-E Port Link Max

• PCI-E Port Link Speed

4-10
 Chapter 4: AMI BIOS

Link Speed
Use this item to select the PCI-E link speed for the PCI-E port specified by the
user. The options for CPU-PCH DMI port are Auto, GEN1 (2.5 GT/s), and GEN2
(5 GT/s). The options for Onboard LAN are Auto, GEN1 (2.5 GT/s), GEN2 (5
GT/s), and GEN3 (8 GT/s). The options for CPU1 Slot1 X8 are Auto, GEN1
(2.5 GT/s), GEN2 (5 GT/s), and GEN3 (8 GT/s). CPU1 Slot2 X16 port are Auto,
GEN1 (2.5 GT/s), GEN2 (5 GT/s), .and GEN3 (8 GT/s). (Note: the option of
GEN3 (8 GT/s) is available on the IIO4 Configuration/IIO5 Configuration/IIO6
Configuration /IIO7 Configuration only.)

PCI Express Port 1A/PCI Express Port 1B/PCI Express

Port 2A/PCI Express Port 2B/PCI Express Port 2C/PCI
Express Port 2D/PCI Express Port 3A/PCI Express Port
3B/PCI Express Port 3C/PCI Express Port 3D

Use the items below to configure the PCI-E settings for a PCI-E port specified
by the user.
The following items will display:
• PCI-E Port Link Status

• PCI-E Port Link Max

• PCI-E Port Link Speed

Link Speed
Use this item to select the PCI-E link speed for the PCI-E port specified by the
user. The options for CPU-PCH DMI port are Auto, GEN1 (2.5 GT/s), and GEN2
(5 GT/s). The options for Onboard LAN are Auto, GEN1 (2.5 GT/s), GEN2 (5
GT/s), and GEN3 (8 GT/s). The options for CPU1 Slot1 X8 are Auto, GEN1
(2.5 GT/s), GEN2 (5 GT/s), and GEN3 (8 GT/s). CPU1 Slot2 X16 port are Auto,
GEN1 (2.5 GT/s), GEN2 (5 GT/s), and GEN3 (8 GT/s).

IOAT Configuration
Enable IOAT
Select Enable to enable Intel I/OAT (I/O Acceleration Technology), which will
significantly reduce CPU overhead by leveraging CPU architectural features to
free the system resource up for other tasks. The options are Disable and Enable.

4-11
Super X10OBi Platform User’s Manual

No Snoop
Select Enable to support no-snoop mode for each CB device. The options are
Disable and Enable.

Disable TPH
Select Enable to de-activate TLP Processing Hint support. The options are En-
able and Disable.

 Intel VT for Directed I/O (VT-d)

Intel VT for Directed I/O (VT-d)

Select Enable to enable Intel Virtualization Technology support for Direct I/O
VT-d by reporting the I/O device assignments to the VMM (Virtual Machine
Monitor) through the DMAR ACPI Tables. This feature offers fully-protected I/O
resource sharing across Intel platforms, providing greater reliability, security and
availability in networking and data-sharing. The options are Enable and Disable.

Interrupt Remapping
Select Enable to support Interrupt Remapping to enhance system performance.
The options are Enable and Disable.

PCI Express Global Options

Power Down Unused Ports

Select Enable to power down the ports that are connected. The options are
Disable, and Enable.

QPI (Quick Path Interconnect) General Configuration

QPI Status
The following information will display:
• Number of CPU

• Number of IIO

• Link Speed

• Current QPI Link Frequency

• QPI Global MMIO Low Base/Limit

• QPI Global MMIO High Base/Limit

4-12
 Chapter 4: AMI BIOS

• QPI PCI-E Configuration Base/Siz (Size)

Link Frequency Select

Use this feature to select the desired frequency for QPI Link connections. The
options are 6.4GB/s, 8.0GB/s, 9.6BG/s, Auto, Auto Limited, and Use Per Link
Setting.

Link L0p Enable

Select Enable for Link L0p support. The options are Disable and Enable.

Link L1 Enable
Select Enable for Link L1 support. The options are Disable and Enable.

Legacy VGA Socket

Enter the VGA socket number (from 0-7) that will be used to support legacy
VGA. The default setting is 0.

QPI Per Socket Configuration

CPU 1/CPU 2/CPU 3/CPU 4/CPU 5/CPU 6/CPU 7/CPU 8

Bus Resource Allocation Ratio

Use this feature to set the bus resource-allocation ratio (from 0-8). The default
setting is 1.

IO Resource Allocation Ratio

Use this feature to set the IO resource-allocation ratio (from 0-8). The default
setting is 1.

MMIOL Resource Allocation Ratio

Use this feature to set the Memory-Mapped IO resource-allocation ratio (from
0-8). The default setting is 1.

IIO UniPhy Disable

Select Yes to hide the entire UNIFY in L2 cache. The options are No and Yes.

4-13
Super X10OBi Platform User’s Manual

Memory Configuration
This section displays the following Integrated Memory Controller (IMC) informa-
tion.

Halt On Memory Error

Use this feature to halt the system when a memory error has occurred. The
options are Disabled and Enabled.

DDR Speed
Use this feature to force a DDR3/DDR4 memory module to run at a frequency
other than what is specified in the specification. The default setting is Auto.

ODT Timing Mode

Use this feature to set the ODT (On-Die Termination) Timing mode for the
memory controller to enhance memory performance. The options are Aggres-
sive Timing and Conservative Timing.

MxB Rank Sharing Mapping

Use this feature to select the address-mapping setting for memory-rank sharing
to enhance the performance of extended multimedia platforms. The options are
Maximum Margin and Maximum Performance.

LRDIMM (Load-Reduction DIMM) Module Delay

When this item is set to Disabled, the MRC (Memory Regulator Controller) will
not use SPD bytes 90-95 for module delay for LRDIMM memory modules. The
options are Disabled and Auto.

Data Scrambling
Select Enabled to enable data scrambling to enhance system performance and
data integrity. The options are Disabled and Enabled.

VMSE Lockstep Mode

Select Enabled to support the VMSE Lockstep mode, which will support Lock
step mode for the Intel Scalable Memory Interconnect 2 (Intel SMI 2) controller.
The options are 1:1 Mode and 2:1 Mode.

HA (Hash Mode) Early Write Post Mode

Select Enable to support memory hash-method-comparison mode when the
system is running at the early stage of POST (Power-On-Self-Test). The options
are is Enable and Disabled and Enabled.

4-14
 Chapter 4: AMI BIOS

Command 2 Data Tuning

Select Enabled to fine-tune the electrical command paths from the host system
to the memory-extension buffer (MXB). The options are Disabled and Enabled.

Closed Loop Thermal Throttling

Select Enabled to support Closed-Loop Thermal Throttling, which will improve
system reliability and reduce CPU power consumption via automatic voltage
control while the CPU is in idle states. The options are Disabled and Enabled.

Memory Topology
This item displays the status of each DIMM module as detected by the BIOS.
• Memory Buffer Controller

• Memory Channel

• DIMM Frequency

Memory RAS (Reliability Availability Serviceability)

Configuration
This submenu will display the following items:
• Current Memory Mode

• Mirroring

• Sparing

Memory Rank Sparing

This item indicates if memory rank sparing is supported by the motherboard.
Memory rank sparing enhances system performance. The options are Disabled
and Enabled.

Spare Error/Memory Correctable Thr (Threshold)

Use this item to set the correctable error thresholds for spare memory modules.
The default setting is 10.

Leaky Bucket Low Bit

Use this feature to set the Low Bit value for the Leaky Bucket algorithm which
is used to check the data transmissions between CPU sockets and the memory
controller. The default setting is 40.

4-15
Super X10OBi Platform User’s Manual

Leaky Bucket High Bit

Use this item to set the High Bit value for the Leaky Bucket algorithm which is used
to check the data transmissions between CPU sockets and the memory controller.
The default setting is 41.

Memory Interleaving
Use this item to set the DIMM memory interleaving mood. The options are NUMA
(1-way) Node Interleave; 2-way Node Interleave; 4-way Node Interleave; 8 Way
Interleaving, inter-socket; and Auto.

Channel Interleaving
Use this item to set the DIMM channel interleaving mood. The options are Auto,
1-way Interleave, 2-way Interleave, 3-way Interleave, and 4-way Interleave.

Rank Interleaving
Use this item to select a rank memory interleaving method. Auto, 1-way Interleave,
2-way Interleave, 4-way Interleave, and 8-way Interleave.

Demand Scrub
Demand Scrubbing is a process that allows the CPU to correct correctable memory
errors found on a memory module. When the CPU or I/O issues a demand-read
command, and the read data from memory turns out to be a correctable error, the
error is corrected and sent to the requestor (the original source). Memory is updated
as well. Select Enable to use Demand Scrubbing for ECC memory correction. The
options are Enable and Disable.

Device Tagging
Select Enable to support device tagging. The options are Disable and Enable.

A7 Mode
Select Enabled to support A7 (Addressing) Mode to improve memory performance.
The options are Disable and Enable.

DDDC Support
Select Enable to enable Double-Device Data Correction (DDDC) support which
will allow the error-correction codes to correct memory errors caused by two failed
DRAM devices. The options are Disable and Enable.

4-16
 Chapter 4: AMI BIOS

South Bridge
This feature is used to configure Intel South Bridge settings.

USB Configuration
The following USB items will display.
• USB Module Version

• USB Devices

Legacy USB Support (Available when USB Functions is not Disabled)

Select Enabled to support legacy USB devices. Select Auto to disable legacy sup-
port if USB devices are not present. Select Disabled to have USB devices available
for EFI (Extensive Firmware Interface) applications only. The settings are Enabled,
Disabled, and Auto.

EHCI Hand-Off
This item is for operating systems that do not support Enhanced Host Controller
Interface (EHCI) hand-off. When this item is enabled, EHCI ownership change will
be claimed by the EHCI driver. The settings are Disabled and Enabled.

Port 60/64 Emulation

Select Enabled for I/O port 60h/64h emulation support which will provide complete
USB keyboard legacy support for the operating system that does not support Legacy
USB devices. The options are Disabled and Enabled.

SATA Configuration
When this submenu is selected, the AMI BIOS automatically detects the presence
of SATA devices and displays the following items:

SATA Controller
This item enables or disables the built-in SATA controllers on the motherboard. The
options are Disabled and Enabled.

Configure SATA as
Use this item to configure the SATA mode for a devices installed in the SATA port
specified by the user. The options are IDE, AHCI, and RAID.

4-17
Super X10OBi Platform User’s Manual

SATA Port 0/SATA Port 1/SATA Port 2/SATA Port 3/SATA Port 4/SATA Port 5
This section allows the user to configure the following settings for the SATA port
specified by the user.

SATA RAID Option ROM/UEFI Driver (Available when "Configure SATA as"
is set to RAID)
Use this item to define the RAID settings for the system. The options are Legacy,
EFI, and Disabled.

SATA Port 0/SATA Port 1/SATA Port 2/SATA Port 3/SATA Port 4/ SATA
Port 5
Select Enabled to enable the SATA port specified by the user. The options are
Enabled and Disabled.

Software Preserve
Hot Plug (Available when "Configure SATA as" is set to RAID or AHCI)
Select Enabled to support Hot-plugging for the selected SATA port which will al-
low the user to replace a device without shutting down the system. The options
are Disabled and Enabled.

Spin Up Device (Available when "Configure SATA as" is set to RAID or

AHCI)
Select Enabled to allow the PCH to start a COMRESET initialization (from 0 to 1
on an edge detect) on a selected device. The options are Disabled and Enabled.

PCIe/PCI/PnP Configuration

PCI Latency Timer

Use this feature to set the latency timer of each PCI device installed on a PCI bus.
Select 64 to set the PCI latency to 64 PCI clock cycles. The options are 32, 64, 96,
128, 160, 192, 224 and 248 (PCI Bus Clocks).

VGA Palette Snoop

Select Enabled to support VGA palette register snooping which will allow the PCI
card that does not contain its own VGA color palette to examine the video card pal-
ette and mimic it for proper color display. The options are Disabled and Enabled.

PCI PERR/SERR Support

Select Enabled to allow a PCI device to generate a PERR (PCI/PCI-E Parity Error)
or an SERR (System Error) number for a PCI bus error event. The options are
Disabled and Enabled.

4-18
 Chapter 4: AMI BIOS

Above 4G Decoding (Available if the system supports 64-bit PCI decoding)

Select Enabled to decode a PCI device that supports 64-bit in the space above 4G
Address. The options are Disabled and Enabled.

SR-IOV (Available if the system supports Single-Root Virtualization)

Select Enabled for Single-Root IO Virtualization support. The options are Disabled
and Enabled.

Maximum Payload
Select Auto to allow the system BIOS to automatically set the maximum payload
value for a PCI-E device to enhance system performance. The options are Auto,
128 Bytes, 256 Bytes, 512 Bytes, 1024 Bytes, 2048 Bytes, and 4096 Bytes

Maximum Read Request

Select Auto to allow the system BIOS to automatically set the maximum Read
Request size for a PCI-E device to enhance system performance. The options are
Auto, 128 Bytes, 256 Bytes, 512 Bytes, 1024 Bytes, 2048 Bytes, and 4096 Bytes.

ASPM Support
Use this item to set the Active State Power Management (ASPM) level for a PCI-E
device. Select Force L0s to force all PCI-E links to operate at L0s state. Select Auto
to allow the system BIOS to automatically set the ASPM level for the system. Select
Disabled to disable ASPM support. The options are Disabled and Auto.
Warning: Enabling ASPM support may cause some PCI-E devices to fail!

Legacy INTx Interrupts

Select Enabled for Legacy INTx Interrupts support. The options are Disabled and
Enabled.

MMIOHBase
Use this item to select the base memory size according to memory-address map-
ping for the PCH. The base memory size must be between 4032G to 4078G. The
options are 56T, 40T, 24T, 3584G, 2T, 512G, and 256G.

MMIO High Size

Use this item to select the high memory size according to memory-address mapping
for the PCH. The options are 32G, 64G, 128G, 256G, 512G, and 1024G.

4-19
Super X10OBi Platform User’s Manual

Resource Auto Adjust

When this item is set to Enable, the PCI resource-requests for each CPU socket
will be automatically adjusted on the need-base when the PCI resource allocator
has failed. The options are Enable and Disable.

CPU1 Storage AOC OPROM/CPU3 PCI-E x8 OPROM/CPU4 Storage AOC

OPROM/CPU5 PCI-E x8 OPROM/CPU6 PCI-E x8 OPROM/CPU7 PCI-E x8
OPROM/CPU8 PCI-E x8 OPROM/CPU GPU OPROM
Use this item to select the type of device to be installed on a slot specified by the
user for system boot. The options are Disabled, EFI and Legacy Only.

CPU NVME OPROM

Use this item to select the type of device installed on the CPU NVME connector
to be used for system boot. The options are Disabled, EFI, and Legacy.

Onboard Video OPROM

Use this item to select the type of device installed on the onboard video port that
will be used for system boot. The options are Disabled, EFI, and Legacy.

VGA Priority
Use this item to select the graphics adapter to be used as the primary boot device.
The options are Auto, Onboard, and Offboard.

PCIe Hotplug Control

If this item is set Enabled, the user will be able to change a PCI-E device without
shutting down the system. The options are Enabled and Disabled.

Load Onboard LAN1 Option ROM/Load Onboard LAN2 Option ROM

Select Enabled to enable the onboard LAN1/LAN2 Option ROM which will allow
the user to boot the computer using a network device. The default setting for LAN1
Option ROM is PXE, and the default setting for LAN2 Option ROM is Disabled.

Network Stack
Select Enabled to enable PXE (Preboot Execution Environment) or UEFI (Uni-
fied Extensible Firmware Interface) for network stack support. The options are
Enabled and Disabled.

4-20
 Chapter 4: AMI BIOS

ACPI Settings

WHEA Support
Select Enabled to support the Windows Hardware Error Architecture (WHEA) plat-
form and provide a common infrastructure for the system to handle hardware errors
within the Windows OS environment to reduce system crashes and to enhance
system recovery and health monitoring. The options are Enabled and Disabled.

Lock Legacy Resources

Select Enabled for locking legacy-resources support . The options are Enabled
and Disabled.

Trusted Computing (Available when a TPM device is detected

by the BIOS)

Configuration

Security Device Support

Select Enable on this item and enable the TPM jumper on the motherboard to
enable onboard security devices to improve data integrity and network security.
The options are Enable and Disable.

TPM (Trusted-Platform Module) State

Select Enabled to use TPM security settings to improve data integrity and net-
work security. The options are Disabled and Enabled.

Pending Operation
Use this item to schedule an operation for the security device. The options are None,
Enable Take Ownership, Disable Take Ownership, and TPM Clear.
Note: The computer will reboot in order to execute the pending commands
and change the state of the security device.

Current Status Information: This item displays the information regarding the
current TPM status.

TPM Enable Status

This item displays the status of TPM Support to indicate if TPM is currently
enabled or disabled.

TPM Active Status

This item displays the status of TPM Support to indicate if TPM is currently ac-
tive or not activated.

4-21
Super X10OBi Platform User’s Manual

TPM Owner Status

This item displays the status of TPM Ownership.

TXT Support
Select Enabled for Intel TXT technology support to improve network security. The
options are Enabled and Disabled.

ME (Management Engine) Subsystem

This feature displays the following ME Subsystem Configuration settings.

• General ME Configuration

• Operational Firmware Version

• Recovery Firmware Version

• ME Firmware Features

• ME Firmware Status #1

• ME Firmware Status #2

• Current State

• Error Code

Super IO Configuration
Super IO Chip: This item displays the Super IO chip used in the motherboard.

Serial Port 1 Configuration

Serial Port
Select Enabled to enable a serial port specified by the user. The options are En-
abled and Disabled.

Device Settings
This item displays the settings of Serial Port 1 (COM).

Change Settings
This option specifies the base I/O port address and the Interrupt Request address
of Serial Port 1 (COM). Select Disabled to prevent the serial port from accessing

4-22
 Chapter 4: AMI BIOS

any system resources. When this option is set to Disabled, the serial port becomes
unavailable. The options are Auto, IO=3F8h; IRQ=4; IO=3F8h; IRQ=3, 4, 5, 6, 7,
10, 11, 12; IO=2F8h; IRQ=3, 4, 5, 6, 7, 10, 11, 12; IO=3E8h; IRQ=3, 4, 5, 6, 7, 10,
11, 12; IO=2E8h; IRQ=IRQ=3, 4, 5, 6, 7, 10, 11, 12.

Serial Port 2 Configuration

Serial Port
Select Enabled to enable a serial port specified by the user. The options are En-
abled and Disabled.

Device Settings
This item displays the settings of Serial Port 2.

Change Settings
This option specifies the base I/O port address and the Interrupt Request address
of Serial Port 2 (SOL). Select Disabled to prevent the serial port from accessing
any system resources. When this option is set to Disabled, the serial port becomes
unavailable. The options are Auto, O=2F8h; IRQ=3; IO=3F8h; IRQ=3, 4, 5, 6, 7,
10, 11, 12; IO=2F8h; IRQ=3, 4, 5, 6, 7, 10, 11, 12; IO=3E8h; IRQ=3, 4, 5, 6, 7, 10,
11, 12; IO=2E8h; IRQ=IRQ=3, 4, 5, 6, 7, 10, 11, 12.

Serial Port 2 Attribute

Use this feature to select the attribute for this serial port. The options are SOL
(Serial On LAN), and COM.

Serial Port Console Redirection

COM 1 Console Redirection

This submenu allows the user to configure the following Console Redirection set-
tings for this port.

Console Redirection
Select Enabled for Console Redirection support. The options are Enabled and
Disabled.
*If the item above set to Enabled, the following items will become available for
configuration:

4-23
Super X10OBi Platform User’s Manual

(COM1) Console Redirection Settings

Terminal Type
Use this item to select the target terminal emulation type for Console Redirec-
tion. Select VT100 to use the ASCII Character set. Select VT100+ to add color
and function key support. Select ANSI to use the Extended ASCII Character Set.
Select VT-UTF8 to use UTF8 encoding to map Unicode characters into one or
more bytes. The options are ANSI, VT100, VT100+, and VT-UTF8.

Bits Per second

Use this item to set the transmission speed for a serial port used in Console
Redirection. Make sure that the same speed is used in the host computer and the
client computer. A lower transmission speed may be required for long and busy
lines. The options are 9600, 19200, 38400, 57600 and 115200 (bits per second).

Data Bits
Use this item to set the data transmission size for Console Redirection. The
options are 7 (Bits) and 8 (Bits).

Parity
A parity bit can be sent along with regular data bits to detect data transmission
errors. Select Even if the parity bit is set to 0, and the number of 1's in data bits
is even. Select Odd if the parity bit is set to 0, and the number of 1's in data bits
is odd. Select None if you do not want to send a parity bit with your data bits
in transmission. Select Mark to add a mark as a parity bit to be sent along with
the data bits. Select Space to add a Space as a parity bit to be sent with your
data bits. The options are None, Even, Odd, Mark and Space.

Stop Bits
A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard
serial data communication. Select 2 Stop Bits if slower devices are used. The
options are 1 and 2.

Flow Control
Use this item to set the flow control for Console Redirection to prevent data
loss caused by buffer overflow. Send a "Stop" signal to stop sending data when
the receiving buffer is full. Send a "Start" signal to start sending data when the
receiving buffer is empty. The options are None and Hardware RTS/CTS.

VT-UTF8 Combo Key Support

Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100
terminals. The options are Enabled and Disabled.

4-24
 Chapter 4: AMI BIOS

Recorder Mode
Select Enabled to capture the data displayed on a terminal and send it as text
messages to a remote server. The options are Disabled and Enabled.

Resolution 100x31
Select Enabled for extended-terminal resolution support. The options are Dis-
abled and Enabled.

Legacy OS Redirection Resolution

Use this item to select the number of rows and columns used in Console Redi-
rection for legacy OS support. The options are 80x24 and 80x25.

Putty KeyPad
This feature selects Function Keys and KeyPad settings for Putty, which is a
terminal emulator designed for the Windows OS. The options are VT100, LINUX,
XTERMR6, SCO, ESCN, and VT400.

Redirection After BIOS Post

Use this item to enable or disable legacy Console Redirection after BIOS POST.
When the option-BootLoader is selected, legacy Console Redirection is disabled
before booting the OS. When the option- Always Enable is selected, legacy Con-
sole Redirection remains enabled during OS bootup. The options are Always
Enable and BootLoader.

COM2/SOL Console Redirection

This submenu allows the user to configure the following Console Redirection set-
tings for the SOL Port specified by the user.

Console Redirection
Select Enabled to use the SOL Port for Console Redirection. The options are
Enabled and Disabled.

Console Redirection Settings/Legacy Console

Redirection Settings
This feature allows the user to specify how the host computer will exchange
data with the client computer, which is the remote computer used by the user.

Terminal Type
Use this feature to select the target terminal emulation type for Console Redirec-
tion. Select VT100 to use the ASCII Character set. Select VT100+ to add color
and function key support. Select ANSI to use the Extended ASCII Character Set.

4-25
Super X10OBi Platform User’s Manual

Select VT-UTF8 to use UTF8 encoding to map Unicode characters into one or
more bytes. The options are ANSI, VT100, VT100+, and VT-UTF8.

Bits Per second

Use this item to set the transmission speed for a serial port used in Console
Redirection. Make sure that the same speed is used in the host computer and the
client computer. A lower transmission speed may be required for long and busy
lines. The options are 9600, 19200, 38400, 57600 and 115200 (bits per second).

Data Bits
Use this item to set the data transmission size for Console Redirection. The
options are 7 Bits and 8 Bits.

Parity
A parity bit can be sent along with regular data bits to detect data transmission
errors. Select Even if the parity bit is set to 0, and the number of 1's in data bits
is even. Select Odd if the parity bit is set to 0, and the number of 1's in data bits
is odd. Select None if you do not want to send a parity bit with your data bits
in transmission. Select Mark to add a mark as a parity bit to be sent along with
the data bits. Select Space to add a Space as a parity bit to be sent with your
data bits. The options are None, Even, Odd, Mark and Space.

Stop Bits
A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard
serial data communication. Select 2 Stop Bits if slower devices are used. The
options are 1 and 2.

Flow Control
Use this item to set the flow control for Console Redirection to prevent data loss
caused by buffer overflowing. Send a "Stop" signal to stop sending data when
the receiving buffer is full. Send a "Start" signal to start sending data when the
receiving buffer is empty. The options are None and Hardware RTS/CTS.

VT-UTF8 Combo Key Support

Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100
terminals. The options are Enabled and Disabled.

Recorder Mode
Select Enabled to capture the data displayed on a terminal and send it as text
messages to a remote server. The options are Disabled and Enabled.

4-26
 Chapter 4: AMI BIOS

Resolution 100x31
Select Enabled for extended-terminal resolution support. The options are Dis-
abled and Enabled.

Legacy OS Redirection Resolution

Use this item to select the number of rows and columns to be used in Console
Redirection for legacy OS support. The options are 80x24 and 80x25.

Putty KeyPad
Use this item to select Function Keys and KeyPad settings for Putty, which is a
terminal emulator designed for the Windows OS. The options are VT100, LINUX,
XTERMR6, SCO, ESCN, and VT400.

Redirection After BIOS Post

Use this item to enable or disable Legacy Console Redirection after BIOS POST
(Power-On Self-Test). When this item is set to Bootloader, Legacy Console
Redirection is disabled before booting the OS. When this item is set to Always
Enable, Legacy Console Redirection remains enabled when booting the OS. The
options are Always Enable and Bootloader.

Serial Port for Out-of-Band Management/Windows Emergency Management

Services (EMS)
The submenu allows the user to configure Console Redirection settings to support
Out-of-Band Serial Port management.

Console Redirection (for EMS)

Select Enabled to use a COM port selected by the user for Console Redirection.
The options are Enabled and Disabled.

Console Redirection Settings (for EMS)

This feature allows the user to specify how the host computer will exchange
data with the client computer, which is the remote computer used by the user.

Out-of-Band Management Port

Use this item to select a serial port to be used by the Microsoft Windows Emer-
gency Management Services (EMS) to communicate with a remote server. The
options are COM1 Console Redirection and COM2/SOL Console Redirection.

Terminal Type
Use this item to select the target terminal emulation type for Console Redirec-
tion. Select VT100 to use the ASCII character set. Select VT100+ to add color
and function key support. Select ANSI to use the extended ASCII character set.

4-27
Super X10OBi Platform User’s Manual

Select VT-UTF8 to use UTF8 encoding to map Unicode characters into one or
more bytes. The options are ANSI, VT100, VT100+, and VT-UTF8.

Bits Per Second

This item sets the transmission speed for a serial port to be used in Console
Redirection. Make sure that the same speed is used in the host computer and
the client computer. A lower transmission speed may be required for long and
busy lines. The options are 9600, 19200, 57600, and 115200 (bits per second).

Flow Control
Use this item to set the flow control for Console Redirection to prevent data
loss caused by buffer overflowing. Send a "Stop" signal to stop sending data
when the receiving buffer is full. Send a "Start" signal to start sending data when
the receiving buffer is empty. The options are None, Hardware RTS/CTS, and
Software Xon/Xoff.
The setting for each these features is displayed:
Data Bits, Parity, Stop Bits

4-28
 Chapter 4: AMI BIOS

4-4 Event Logs

Use this feature to configure Event Log settings.

Change SMBIOS Event Log Settings

This feature allows the user to configure SMBIOS Event settings.

Enabling/Disabling Options

SMBIOS Event Log

Select Enabled to enable SMBIOS (System Management BIOS) Event Logging
during system boot. The options are Enabled and Disabled.

Runtime Error Logging Support

Select Enabled to support Runtime Error Logging. The options are Enabled and
Disabled.

Erasing Settings

Erase Event Log

Select Yes to erase all error events in the SMBIOS (System Management BIOS)
log before an event logging is initialized at bootup. The options are No and Yes.

When Log is Full

Select Erase Immediately to immediately erase all errors in the SMBIOS event log
when the event log is full. Select Do Nothing for the system to do nothing when
the SMBIOS event log is full. The options are Do Nothing and Erase Immediately.

4-29
Super X10OBi Platform User’s Manual

SMBIOS Event Log Standard Settings

Log System Boot Event

Select Enabled to log system boot events. The options are Disabled and Enabled.

MECI (Multiple Event Count Increment)

Enter the increment value for the multiple event counter. Enter a number between
1 to 255. The default setting is 1.

METW (Multiple Event Count Time Window)

This item is used to determine how long (in minutes) the multiple event counter
should wait before generating a new event log. Enter a number between 0 to 99.
The default setting is 60.
Note: Please reboot the system for the changes to take effect.

View SMBIOS Event Log

This item allows the user to view the event in the SMBIOS event log. Select this
item and press <Enter> to view the status of an event in the log. The following
categories are displayed:
Date/Time/Error Code/Severity

4-30
 Chapter 4: AMI BIOS

4-5 IPMI
Select the IPMI (Intelligent Platform Management Interface) tab to access the fol-
lowing submenu items.

These items indicates your system IPMI firmware revision number and status.
• IPMI Firmware Revision

• Status of IPMI

System Event Log

Enabling/Disabling Options

SEL Components
Select Enabled to enable all system event logging support at bootup. The options
are Enabled and Disabled.

Erasing Settings

Erase SEL
Select Yes, On next reset to erase all system event logs upon next system reboot.
Select Yes, On every reset to erase all system event logs upon every system reboot.
Select No to keep all system event logs after each system reboot. The options are
No, Yes, On next reset, and Yes, On every reset.

4-31
Super X10OBi Platform User’s Manual

When SEL is Full

This feature allows the user to determine what the AMI BIOS should do when the
system event log is full. Select Erase Immediately to erase all events in the log when
the system event log is full. The options are Do Nothing and Erase Immediately.
Note: After making changes on a setting, be sure to reboot the system for
the changes to take effect.

BMC Network Configuration

IPMI LAN Select

Use this item to select the IPMI LAN setting which will take effect on the next system
boot. The default setting is Failover.

Current Configuration Address Source

Use this item to select the IP address source for this computer. If Static is selected,
you will need to know the IP address of this computer and enter it to the system
manually in the field. If DHCP is selected, AMI BIOS will search for a DHCP (Dy-
namic Host Configuration Protocol) server attached to the network and request
the next available IP address for this computer. The options are DHCP and Static.

Station IP Address
This item displays the Station IP address for this computer. This should be in decimal
and in dotted quad form (i.e., 192.168.10.253).
Subnet Mask
This item displays the sub-network that this computer belongs to. The value of each
three-digit number separated by dots should not exceed 255.

Station MAC Address

This item displays the Station MAC address for this computer. Mac addresses are
6 two-digit hexadecimal numbers.

Router IP Address
This item displays the router IP address for this computer. This should be in decimal
and in dotted quad form (i.e., 192.168.10.253).

VLAN
Select Enable for VLAN support. The default setting is Disable.

Update IPMI LAN Configuration

Select Yes for the system BIOS to automatically reset the following IPMI settings
at next system boot. The options are Yes and No.

4-32
 Chapter 4: AMI BIOS

4-6 Security
This menu allows the user to configure the following security settings for the
system.

Administrator Password
Use this item to set the administrator password which is required to enter the
BIOS setup utility. The length of the password should be from 3 characters to 20
characters long.

User Password
Use this item to set a user password which is required to log into the system
and to enter the BIOS setup utility. The length of the password should be from 3
characters to 20 characters long.

4-33
Super X10OBi Platform User’s Manual

4-7 Boot
This submenu allows the user to configure the following boot settings for the
system.

Boot Mood Select

Use this item to configure boot mood select settings for your system. The options
are Legacy, UEFI, and Dual.

Fixed Boot Order Priorities

This option prioritizes the order of bootable devices from which the system will boot.
Press <Enter> on each entry from top to bottom to select devices.
• When the item above -"Boot Mode Select" is set to Dual (default), the following
items will be displayed for configuration:

Dual Boot Order #1 - Dual Boot Order #15

• When the item above -"Boot Mode Select" is set to Legacy, the following items
will be display for configuration:

Legal Boot Order #1 - Legal Boot Order #7

• When the item above -"Boot Mode Select" is set to UEFI, the following items
will be display for configuration:

UEFI Boot Order #1 - UEFI Boot Order #8

Delete Boot Option

Use this item to select a boot device to delete from the boot priority list.

4-34
 Chapter 4: AMI BIOS

Delete Drive Option

Use this item to select a bootable drive to delete from the boot priority list.

UEFI Application Boot Priorities

• Boot Order #1

4-35
Super X10OBi Platform User’s Manual

4-8 Save & Exit

This submenu allows the user to configure the Save and Exit settings for the
system.

Save Changes and Exit

When completing the system configuration changes, select this option to save the
changes and exit from the BIOS setup utility. When a dialog box appears, asking
you if you want to save configuration and exit, select Yes to save the changes and
exit from the BIOS setup utility.

Discard Changes and Exit

Select this option to quit the BIOS setup without making any changes to the system
configuration. Select Discard Changes and Exit, and press <Enter>. When the dialog
box appears, asking you if you want to exit the BIOS setup without saving, select
Yes to quit BIOS without saving the changes.

Save Changes and Reset

After completing the system configuration changes, select this option to save the
changes and reboot the computer so that the new system configuration settings
can take effect.

Save Changes
Select this option and press <Enter> to save all changes you've made so far and
return to the AMI BIOS utility. When the dialog box appears, asking you if you want
to save configuration, select Yes to save the changes, or select No to return to the
BIOS without making changes.
4-36
 Chapter 4: AMI BIOS

Discard Changes
Select this feature and press <Enter> to discard all the changes and return to the
BIOS setup. When the dialog box appears, asking you if you want to load previ-
ous values, select Yes to load the values previous saved, or select No to keep the
changes you've made so far.

Default Options

Restore Defaults
Select this feature and press <Enter> to load the optimized default settings that
help optimize system performance. When the dialog box appears, asking you if you
want to load optimized defaults, select Yes to load the optimized default settings,
or select No to abandon optimized defaults.

Save as User Defaults

Select this feature and press <Enter> to save the current settings as the user's
defaults. When the dialog box appears, asking you if you want to save values as
user's defaults, select Yes to save the current values as user's default settings, or
select No to keep the defaults previously saved as the user's defaults.

Restore User Defaults

Select this feature and press <Enter> to load the user's defaults previously saved in
the system. When the dialog box appears, asking you if you want to restore user's
defaults, select Yes to restore the user's defaults previously saved in the system,
or select No to abandon the user's defaults that were previously saved.

Boot Override
This feature allows the user to override the Boot Option Priority sequence set in
the Boot menu, and boot the system with one of the listed devices instead. This is
a one-time override.

4-37
 Appendix A: BIOS POST Error Codes

Appendix A

BIOS POST Error Beep Codes

During the POST (Power-On Self-Test) routines, which are performed each time
the system is powered on, errors may occur.

Non-fatal errors are those which, in most cases, allow the system to continue
the bootup process. The error messages normally appear on the screen.

Fatal errors will not allow the system to continue to bootup. If a fatal error oc-
curs, you should consult with your system manufacturer for possible repairs.

These fatal errors are usually communicated through a series of audible beeps.
The numbers on the fatal error list correspond to the number of beeps for the
corresponding error.

BIOS POST Error Beep Codes

BIOS POST Error Beep Codes

Beep Code/LED Error Message Description

1 beep Refresh Ready to boot

5 short beeps + 1 long beep Memory error No memory detected in the system

5 beeps No Con-In or No Con- Con-In: USB or PS/2 keyboard, PCI or

Out devices Serial Console Redirection, IPMI KVM
or SOL

Con-Out: Video Controller, PCI or Serial

Console Redirection, IPMI SOL

IPMI Error Codes

1 Continuous Beep System OH System OverheatING

A-1
 Appendix B: Software Installation Instructions

Appendix B

Software Installation Instructions

B-1 Installing Software Programs

The Supermicro website that contains drivers and utilities for your system is located
at http://www.supermicro.com/wftp. Some of these must be installed, such as the
chipset driver.
After accessing the product drivers and utilities page, go into the CDR_Images
directory and locate the ISO file for your motherboard. Download this file to create
a DVD of the drivers and utilities it contains. (You may also use a utility to extract
the ISO file if preferred.)
After creating a DVD with the ISO files, insert the disk into the DVD drive on your
system and the display shown in the picture below should appear.
Another option is to go to the Supermicro website at http://www.supermicro.com/
products/. Find the product page for your motherboard here, where you may
download individual drivers and utilities to your hard drive or a USB flash drive and
install from there.
Note: Please refer to the documents posted on our website at http://www.
supermicro.com/support/manuals/ for additional instructions that may be
applicable to your system.

Driver/Tool Installation Display Screen

Note 1: Click the icons showing a hand writing on paper to view the readme
files for each item. Click the computer icons to the right of these items to
install each item (from top to the bottom) one at a time. After installing
each item, you must reboot the system before moving on to the next
item on the list. The bottom icon with a CD on it allows you to view the
entire contents.

B-1
Super X10OBi Platform User’s Manual

Note 2: When making a storage driver diskette by booting into a driver CD,
please set the SATA configuration to Compatible Mode, and configure the
SATA as IDE in the BIOS setup. After making the driver diskette, be sure
to change the SATA settings back to your original settings.

B-2 Installing SuperDoctor5

The Supermicro SuperDoctor® 5 is a hardware monitoring program that functions in
a command-line or web-based interface in Windows and Linux operating systems.
The program monitors system health information, such as CPU temperature, system
voltages, system power consumption, and fan speed, and provides alerts via email
or the Simple Network Management Protocol (SNMP).
SuperDoctor 5 comes in local and remote management versions and can be used
with Nagios to maximize your system monitoring needs. With the SuperDoctor 5
Management Server (SSM Server), you can remotely control the power status
and reset chassis intrusion for multiple systems with SuperDoctor 5 or IPMI. SD5
Management Server monitors HTTP and SMTP services to optimize the efficiency
of your operation.
Note: The default username and password for SuperDoctor 5 is admin/
admin.

SuperDoctor 5 Interface Display Screen (Health Information)

Note: The SuperDoctor 5 program and user’s manual can be downloaded

from the Supermicro website at http://www.supermicro.com/products/nfo/
sms_sd5.cfm.

B-2
 Appendix B: Software Installation Instructions

B-3 Logging into the BMC (Baseboard Management

Controller)
Supermicro ships standard products with a unique password for the BMC user. This
password can be found on a label on the motherboard.
When logging in to the BMC for the first time, please use the unique password
provided by Supermicro to log in. You can change the unique password to a user
name and password of your choice for subsequent logins.
For more information regarding BMC passwords, please visit our website at http://
www.supermicro.com/bmcpassword.

B-3
 Appendix C: UEFI BIOS Recovery

Appendix C

UEFI BIOS Recovery Instructions

Warning: Do not upgrade the BIOS unless your system has a BIOS-related issue.
Flashing the wrong BIOS can cause irreparable damage to the system. In no event shall
Supermicro be liable for direct, indirect, special, incidental, or consequential damages
arising from a BIOS update. If you need to update the BIOS, do not shut down or reset
the system while the BIOS is updating to avoid possible boot failure.

C-1 An Overview to the UEFI BIOS

The Unified Extensible Firmware Interface (UEFI) provides a software-based in-
terface between the operating system and the platform firmware in the pre-boot
environment. The UEFI specification supports an architecture-independent mecha-
nism for add-on card initialization to allow the UEFI OS loader, which is stored in
the add-on card, to boot the system. The UEFI offers a clean, hands-off control to
a computer system at bootup.

C-2 How to Recover the UEFI BIOS Image (-the Main

BIOS Block)
A UEFI BIOS flash chip consists of a recovery BIOS block and a main BIOS block (a
main BIOS image). The boot block contains critical BIOS codes, including memory
detection and recovery codes for the user to flash a new BIOS image if the original
main BIOS image is corrupted. When the system power is on, the boot block codes
execute first. Once it is completed, the main BIOS code will continue with system
initialization and bootup.

Note: Follow the BIOS recovery instructions below for BIOS recovery
when the main BIOS boot crashes. However, when the BIOS boot block
crashes, you will need to follow the procedures below for BIOS recovery.

C-3 To Recover the Main BIOS Block Using a USB-

Attached Device
This feature allows the user to recover a BIOS image using a USB-attached device
without additional utilities used. A USB flash device such as a USB Flash Drive, or
a USB CD/DVD ROM/RW device can be used for this purpose. However, a USB
Hard Disk drive cannot be used for BIOS recovery at this time.

C-1
Super X10OBi Platform User’s Manual

The file system supported by UEFI is FAT (including FAT12, FAT16, and FAT32)
installed on a bootable or non-bootable USB-attached device. However, the BIOS
might need several minutes to locate the SUPER.ROM file if the media size be-
comes too large because it contains too many folders and files.

To perform UEFI BIOS recovery using a USB-attached device, follow the instruc-
tions below.
1. Using a different machine, copy the "Super.ROM" binary image file into the
disc Root "\" Directory of a USB device or a writeable CD/DVD.

Note: If you cannot locate the "Super.ROM" file in your driver disk, visit
our website at www.supermicro.com to download the BIOS image into
a USB flash device and rename it "Super.ROM" for BIOS recovery use.

2. Insert the USB device that contains the new BIOS image ("Super.ROM") into
your USB drive and power on the system

3. While powering on the system, please keep pressing <Ctrl> and <Home> si-
multaneously on your keyboard until the following screen (or a screen similar
to the one below) displays.

Warning!! Please stop pressing the <Ctrl> and <Home> keys immediately when you
see the screen (or a similar screen) below; otherwise, it will trigger a system reboot.

Note: On the other hand, if the following screen displays, please load the
"Super.ROM" file to the root folder and connect this folder to the system.
(You can do so by inserting a USB device that contains the new "Super.
ROM" image to your machine for BIOS recovery.)

C-2
 Appendix C: UEFI BIOS Recovery

4. After locating the new BIOS binary image, the system will enter the BIOS
Recovery menu as shown below.

Note: At this point, you may decide if you want to start with BIOS recovery.
If you decide to proceed with BIOS recovery, follow the procedures below.

5. When the screen as shown above displays, using the arrow key, select the
item "Proceed with flash update" and press the <Enter> key. You will see the
progress of BIOS recovery as shown in the screen below.

Note: Do not interrupt the process of BIOS flashing until it is completed.

C-3
Super X10OBi Platform User’s Manual

6. After the process of BIOS recovery is completed, press any key to reboot the
system.

7. Using a different system, extract the BIOS package into a bootable USB flash
drive.

8. When a DOS prompt appears, enter FLASH.BAT BIOSname.### at the

prompt.

Note: Do not interrupt this process until BIOS flashing is completed.

9. After seeing the message that BIOS update is completed, unplug the AC
power cable from the power supply to clear the CMOS, and then plug the AC
power cable in the power supply again to power on the system.

10. Press <Del> continuously to enter the BIOS Setup utility.

11. Press <F3> to load default settings.

12. After loading default settings, press <F4> to save the settings and exit the
BIOS Setup utility.

C-4