No.

Part Pin Pin Name Net FPGA Pin Part

1 1 Vrefdq VTTVREF J1
2 3 Vss GND J1
3 5 DQ0 D_D0 J1
4 7 DQ1 D_D1 J1
5 9 Vss GND J1
6 11 DM0 D_DM0 J1
7 13 Vss GND J1
8 15 DQ2 D_D2 J1
9 17 DQ3 D_D3 J1
10 19 Vss GND J1
11 21 DQ8 D_D8 J1
12 23 DQ9 D_D9 J1
13 25 Vss GND J1
14 27 DQS1_N D_DQS1_N J1
15 29 DQS1_P D_DQS1_P J1
16 31 Vss GND J1
17 33 DQ10 D_D10 J1
18 35 DQ11 D_D11 J1
19 37 Vss GND J1
20 39 DQ16 D_D16 J1
21 41 DQ17 D_D17 J1
22 43 Vss GND J1
23 45 DQS2_N D_DQS2_N J1
24 47 DQS2_P D_DQS2_P J1
25 49 Vss GND J1
26 51 DQ18 D_D18 J1
27 53 DQ19 D_D19 J1
28 55 Vss GND J1
29 57 DQ24 D_D24 J1
30 59 DQ25 D_D25 J1
31 61 Vss GND J1
32 63 DM3 D_DM3 J1
33 65 Vss GND J1
34 67 DQ26 D_D26 J1
35 69 DQ27 D_D27 J1
36 71 Vss GND J1
37 73 CKE0 D_CKE0 J1
38 75 Vdd VCC1V5_F J1
39 77 NC NC J1
40 79 BA2 D_BA2 J1
41 81 Vdd VCC1V5_F J1
42 83 A12 D_A12 J1
43 85 A9 D_A9 J1
44 87 Vdd VCC1V5_F J1
45 89 A8 D_A8 J1
46 91 A5 D_A5 J1
47 93 Vdd VCC1V5_F J1
48 95 A3 D_A3 J1
49 97 A1 D_A1 J1
50 99 Vdd VCC1V5_F J1
51 101 CK0_P D_CLK0_P J1
52 103 CK0_N D_CLK0_N J1
53 105 Vdd VCC1V5_F J1
54 107 A10 D_A10 J1
55 109 BA0 D_BA0 J1
56 111 Vdd VCC1V5_F J1
57 113 WE_N D_WE_N J1
58 115 CAS_N D_CAS_N J1
59 117 Vdd VCC1V5_F J1
60 119 A13 D_A13 J1
61 121 S1_N D_S1_N J1
62 123 Vdd VCC1V5_F J1
63 125 TEST NC J1
64 127 Vss GND J1
65 129 DQ32 D_D32 J1
66 131 DQ33 D_D33 J1
67 133 Vss GND J1
68 135 DQS4_N D_DQS4_N J1
69 137 DQS4_P D_DQS4_P J1
70 139 Vss GND J1
71 141 DQ34 D_D34 J1
72 143 DQ35 D_D35 J1
73 145 Vss GND J1
74 147 DQ40 D_D40 J1
75 149 DQ41 D_D41 J1
76 151 Vss GND J1
77 153 DM5 D_DM5 J1
78 155 Vss GND J1
79 157 DQ42 D_D42 J1
80 159 DQ43 D_D43 J1
81 161 Vss GND J1
82 163 DQ48 D_D48 J1
83 165 DQ49 D_D49 J1
84 167 Vss GND J1
85 169 DQS6_N D_DQS6_N J1
 86 171 DQS6_P D_DQS6_P J1
87 173 Vss GND J1
88 175 DQ50 D_D50 J1
89 177 DQ51 D_D51 J1
90 179 Vss GND J1
91 181 DQ56 D_D56 J1
92 183 DQ57 D_D57 J1
93 185 Vss GND J1
94 187 DM7 D_DM7 J1
95 189 Vss GND J1
96 191 DQ58 D_D58 J1
97 193 DQ59 D_D59 J1
98 195 Vss GND J1
99 197 SA0 GND J1
100 199 Vddspd VCC3V3 J1
101 201 SA1 GND J1
102 203 Vtt VTTDDR J1
103 2 Vss GND J1
104 4 DQ4 D_D4 J1
105 6 DQ5 D_D5 J1
106 8 Vss GND J1
107 10 DQS0_N D_DQS0_N J1
108 12 DQS0_P D_DQS0_P J1
109 14 Vss GND J1
110 16 DQ6 D_D6 J1
111 18 DQ7 D_D7 J1
112 20 Vss GND J1
113 22 DQ12 D_D12 J1
114 24 DQ13 D_D13 J1
115 26 Vss GND J1
116 28 DM1 D_DM1 J1
117 30 RESET_N D_RESET_N J1
118 32 Vss GND J1
119 34 DQ14 D_D14 J1
120 36 DQ15 D_D15 J1
121 38 Vss GND J1
122 40 DQ20 D_D20 J1
123 42 DQ21 D_D21 J1
124 44 Vss GND J1
125 46 DM2 D_DM2 J1
126 48 Vss GND J1
127 50 DQ22 D_D22 J1
128 52 DQ23 D_D23 J1
129 54 Vss GND J1
130 56 DQ28 D_D28 J1
131 58 DQ29 D_D29 J1
132 60 Vss GND J1
133 62 DQS3_N D_DQS3_N J1
134 64 DQS3_P D_DQS3_P J1
135 66 Vss GND J1
136 68 DQ30 D_D30 J1
137 70 DQ31 D_D31 J1
138 72 Vss GND J1
139 74 CKE1 D_CKE1 J1
140 76 Vdd VCC1V5_F J1
141 78 A15 D_A15 J1
142 80 A14 D_A14 J1
143 82 Vdd VCC1V5_F J1
144 84 A11 D_A11 J1
145 86 A7 D_A7 J1
146 88 Vdd VCC1V5_F J1
147 90 A6 D_A6 J1
148 92 A4 D_A4 J1
149 94 Vdd VCC1V5_F J1
150 96 A2 D_A2 J1
151 98 A0 D_A0 J1
152 100 Vdd VCC1V5_F J1
153 102 CK1_P D_CLK1_P J1
154 104 CK1_N C_CLK1_N J1
155 106 Vdd VCC1V5_F J1
156 108 BA1 D_BA1 J1
157 110 RAS_N D_RAS_N J1
158 112 Vdd VCC1V5_F J1
159 114 S0_N D_SO_N J1
160 116 ODT0 D_ODT0 J1
161 118 Vdd VCC1V5_F J1
162 120 ODT1 D_ODT1 J1
163 122 NC NC J1
164 124 Vdd VCC1V5_F J1
165 126 Vrefca VTTVREF J1
166 128 Vss GND J1
167 130 DQ36 D_D36 J1
168 132 DQ37 D_D37 J1
169 134 Vss GND J1
170 136 DM4 D_DM4 J1
171 138 Vss GND J1
172 140 DQ38 D_D38 J1
173 142 DQ39 D_D39 J1
174 144 Vss GND J1
175 146 DQ44 D_D44 J1
176 148 DQ45 D_D45 J1
177 150 Vss GND J1
178 152 DQS5_N D_DQS5_N J1
179 154 DQS5_P D_DQS5_P J1
180 156 Vss GND J1
181 158 DQ46 D_D46 J1
182 160 DQ47 D_D47 J1
183 162 Vss GND J1
184 164 DQ52 D_D52 J1
185 166 DQ53 D_D53 J1
186 168 Vss GND J1
187 170 DM6 D_DM6 J1
188 172 Vss GND J1
189 174 DQ54 D_D54 J1
190 176 DQ55 D_D55 J1
191 178 Vss GND J1
192 180 DQ60 D_D60 J1
193 182 DQ61 D_D61 J1
194 184 Vss GND J1
195 186 DQS7_N D_DQS7_N J1
196 188 DQS7_P D_DQS7_P J1
197 190 Vss GND J1
198 192 DQ62 D_D62 J1
199 194 DQ63 D_D63 J1
200 196 Vss GND J1
201 198 EVENT_N D_TEMP_EVENT J1
202 200 SDA IIC_SDA_D J1
203 202 SCL IIC_SCL_D J1
204 204 Vtt VTTDDR J1
205 A1 RXD5 P_RXD5 U12
206 A2 RXD6 P_RXD6 U12
207 A3 S_IN_P SGMII_TX_C_P U12
208 A4 S_IN_N SGMII_TX_C_N U12
209 A5 S_CLK_P NC U12
210 A6 S_CLK_N NC U12
211 A7 S_OUT_P SGMII_RX_C_P U12
212 A8 S_OUT_N SGMII_RX_C_N U12
213 A9 LED_LINK100P_LED_LINK1000 U12
214 B1 RX_DV P_RXCTL_RXDV U12
215 B2 RXD0 P_RXD0 U12
216 B3 RXD3 P_RXD3 U12
217 B4 VDDO VCC2V5 U12
218 B5 CRS P_CRS U12
219 B6 COL P_COL U12
220 B7 AVDD GND U12
221 B8 LED_LINK100P_LED_LINK100 U12
222 B9 VDDOH VCC2V5 U12
223 C1 RX_CLK P_RXCLK U12
224 C2 VDDO VCC2V5 U12
225 C3 RXD2 P_RXD2 U12
226 C4 RXD4 P_RXD4 U12
227 C5 RXD7 P_RXD7 U12
228 C6 DVDD VCCINT U12
229 C7 DVDD VCCINT U12
230 C8 LED_LINK10 P_LED_LINK10 U12
231 C9 LED_RX P_LED_RX U12
232 D1 TX_CLK P_TXCLK U12
233 D2 RX_ER P_RXER U12
234 D3 RXD1 P_RXD1 U12
235 D4 VSS GND U12
236 D5 VSS GND U12
237 D6 VSS GND U12
238 D7 DVDD VCCINT U12
239 D8 CONFIG_0 P_CONFIG0 U12
240 D9 LED_TX P_LED_TX U12
241 E1 TX_EN P_TXCTL_TXEN U12
242 E2 GTX_CLK P_TXC_GTXCLK U12
243 E3 DVDD VCCINT U12
244 E4 VSS GND U12
245 E5 VSS GND U12
246 E6 VSS GND U12
247 E7 DVDD VCCINT U12
248 E8 LED_DUPLEX P_LED_DUPLEX U12
249 E9 CONFIG_1 GND U12
250 F1 TXD0 P_TXD0 U12
251 F2 TX_ER P_TXER U12
252 F3 DVDD VCCINT U12
253 F4 VSS GND U12
254 F5 VSS GND U12
255 F6 VSS GND U12
256 F7 VDDOH VCC2V5 U12
257 F8 CONFIG_2 VCC2V5 U12
258 F9 CONFIG_4 P_CONFIG4 U12
259 G1 NC NC U12
260 G2 TXD1 P_TXD1 U12
261 G3 TXD2 P_TXD2 U12
262 G4 VSS GND U12
263 G5 VSS GND U12
264 G6 VSS GND U12
265 G7 CONFIG_3 VCC2V5 U12
266 G8 CONFIG_6 P_LED_RX U12
267 G9 CONFIG_5 P_CONFIG5 U12
268 H1 TXD4 P_TXD4 U12
269 H2 TXD3 P_TXD3 U12
270 H3 TXD5 P_TXD5 U12
271 H4 VSS GND U12
272 H5 VSS GND U12
273 H6 VSS GND U12
274 H7 VSSC GND U12
275 H8 SEL_OSC NC U12
276 H9 XTAL1 XTAL1_25MHz_ENET U12
277 J1 TXD6 P_TXD6 U12
278 J2 TXD7 P_TXD7 U12
279 J3 DVDD VCCINT U12
280 J4 VSS GND U12
281 J5 VSS GND U12
282 J6 VSS GND U12
283 J7 DVDD VCCINT U12
284 J8 VDDOH VCC2V5 U12
285 J9 XTAL2 XTAL2_25MHz_ENET U12
286 K1 VDDO VCC2V5 U12
287 K2 125CLK NC U12
288 K3 RESET_N P_RESET U12
289 K4 VSS GND U12
290 K5 VSS GND U12
291 K6 VSS GND U12
292 K7 NC NC U12
293 K8 TD0 NC U12
294 K9 VDDOX VCC2V5 U12
295 L1 INT_N P_INT_R U12
296 L2 VDDOX VCC2V5 U12
297 L3 MDC P_MDC U12
298 L4 COMA P_COMA U12
299 L5 VSS GND U12
300 L6 VSS GND U12
301 L7 TDI NC U12
302 L8 TMS NC U12
303 L9 TCK NC U12
304 M1 MDIO_SDA P_MDIO U12
305 M2 RSET P_RSET U12
306 M3 AVDD GND U12
307 M4 AVDD GND U12
308 M5 HSDAC_P NC U12
309 M6 HSDAC_N NC U12
310 M7 AVDD GND U12
311 M8 AVDD GND U12
312 M9 TRST_N U12
313 N1 MDI0_P P_MDI0_P U12
314 N2 MDI0_N P_MDI0_N U12
315 N3 MDI1_P P_MDI1_P U12
316 N4 MDI1_N P_MDI1_N U12
317 N5 AVDD GND U12
318 N6 MDI2_P P_MDI2_P U12
319 N7 MDI2_N P_MDI2_N U12
320 N8 MDI3_P P_MDI3_P U12
321 N9 MDI3_N P_MDI3_N U12
322 A2 NC NC U7
323 A3 NC NC U7
324 A4 NC NC U7
325 A5 NC NC U7
326 B1 NC NC U7
327 B2 C F_CCLK U7
328 B3 Vss GND U7
329 B4 Vcc VCC3V3 U7
330 B5 NC NC U7
331 C1 NC NC U7
332 C2 S_N QSPI_IC_CS_N U7
333 C3 NC NC U7
334 C4 DQ2_VPP_WPF_D2_R U7
335 C5 NC NC U7
336 D1 NC NC U7
337 D2 DQ1 F_D1_R U7
338 D3 DQ0 F_D0_R U7
339 D4 DQ3_HOLD_NF_D3 U7
340 D5 NC NC U7
341 E1 NC NC U7
342 E2 NC NC U7
343 E3 NC NC U7
344 E4 NC NC U7
345 E5 NC NC U7
346 1 A0 GND U6
347 2 A1 GND U6
348 3 A2 U6
349 4 GND GND U6
350 5 SDA EEPROM_IIC_SDA U6
351 6 SCL EEPROM_IIC_SCL U6
352 7 WP GND U6
353 8 VCC VCC3V3 U6
354 1 GND GND U26
355 2 TCK J_TCK U26
356 3 TDI J_TDI U26
357 4 TMS J_TMS U26
358 5 GPIO0 NC U26
359 6 GPIO1 NC U26
360 7 GPIO2 NC U26
361 8 TDO J_TDO U26
362 9 VREF VCC3V3 U26
363 10 GND GND U26
364 11 3V3 VCC3V3 U26
365 1 TD0_P P_MDI0_P P4
366 2 TD0_N P_MDI0_N P4
367 3 TD1_P P_MDI1_P P4
368 4 TD1_N P_MDI1_N P4
369 5 TD2_P P_MDI2_P P4
370 6 TD2_N P_MDI2_N P4
371 7 TD3_P P_MDI3_P P4
372 8 TD3_N P_MDI3_N P4
373 9 VCC VCC1V8_FILT P4
374 10 GND GND P4
375 SH1 SH1 P4
376 SH2 SH2 P4
377 1 CD_DAT3 SDIO_CD_DAT3 U29
378 2 CMD SDIO_CMD U29
379 3 VSS1 GND U29
380 4 VDD VCC3V3 U29
381 5 CLK SDIO_CLK U29
382 6 VSS2 GND U29
383 7 DAT0 SDIO_DAT0 U29
384 8 DAT1 SDIO_DAT1 U29
385 9 DAT2 SDIO_DAT2 U29
386 10 DETECT SDIO_SDDET U29
387 11 PROTECT SDIO_SDWP U29
388 12 DETECT_PROTGND U29
389 13 GNDTAB1 GND U29
390 14 GNDTAB2 GND U29
391 15 GNDTAB3 GND U29
392 16 GNDTAB4 GND U29
393 17 IOGND1 GND U29
394 18 IOGND2 GND U29
395 1 12V VCC12_P_IN J49
396 4 12V VCC12_P_IN J49
397 2 NC NC J49
398 5 NC NC J49
399 3 COM GND J49
400 6 COM GND J49
401 1 NC NC U34
402 2 OE R15 U34
403 3 GND GND U34
404 4 OUT USER_CLOCK_P U34
405 5 OUT USER_CLOCK_N U34
406 6 VDD VCC3V3 U34
407 7 SDA USER_CLOCK_SDA U34
408 8 SCL USER_CLOCK_SCL U34
409 1 OE VCC2V5 U51
410 2 NC NC U51
411 3 GND GND U51
412 4 OUT SYSCLK_P U51
413 5 OUT_B SYSCLK_N U51
414 6 VCC VCC2V5 U51
415 1 VDDA VDDA_EPHYCLK U2
416 2 GND GND U2
417 3 XTAL_OUT EPHYCLK_XTAL_OUT U2
418 4 XTAL_IN EPHYCLK_XTAL_IN U2
419 5 OE VDD_EPHYCLK U2
420 6 NQO EPHYCLK_Q0_C_N U2
421 7 QO EPHYCLK_Q0_C_P U2
422 8 VDD VDD_EPHYCLK U2
423 1 OE1_N GND U19
424 2 A1 GND U19
425 3 A2 JTAG_TDI U19
426 4 A3 JTAG_TMS U19
427 5 A4 NC U19
428 6 A5 JTAG_TCK U19
429 7 A6 NC U19
430 8 A7 NC U19
431 9 A8 NC U19
432 10 GND GND U19
433 11 Y8 NC U19
434 12 Y7 NC U19
435 13 Y6 NC U19
436 14 Y5 FPGA_TCK_BUF U19
437 15 Y4 NC U19
438 16 Y3 FPGA_TMS_BUF U19
439 17 Y2 NC U19
440 18 Y1 FPGA_TDI_BUF U19
441 19 OE2_N GND U19
442 20 VCC VCC3V3 U19
443 1 SD0 USER_CLOCK_SDA U52
444 2 SC0 USER_CLOCK_SCL U52
445 3 SD1 NC U52
446 4 SC1 NC U52
447 5 SD2 EEPROM_IIC_SDA U52
448 6 SC2 EEPROM_IIC_SCL U52
449 7 SD3 NC U52
450 8 SC3 NC U52
451 9 GND GND U52
452 10 SD4 NC U52
453 11 SC4 NC U52
454 12 SD5 NC U52
455 13 SC5 NC U52
456 14 SD6 IIC_SDA_DDR3 U52
457 15 SC6 IIC_SCL_DDR3 U52
458 16 SD7 SI5324_SDA U52
459 17 SC7 SI5324_SCL U52
460 18 A2 R56 U52
461 19 SCL IIC_SCL_MAIN U52
462 20 SDA IIC_SDA_MAIN U52
463 21 VCC VCC3V3 U52
464 22 A0 R242 U52
465 23 A1 R243 U52
466 24 RESET_B IIC_MUX_RESET_B U52
467 25 THERMPAD GND U52
468 1 VCCA VCC3V3 U66
469 2 GND GND U66
470 3A R306/R307 U66
471 4B FPGA_INIT_B U66
472 5 DIR GND U66
473 6 VCCB FPGA_3V3 U66
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611