0% found this document useful (0 votes)
31 views28 pages

LTC 4090

Ltc 4090

Uploaded by

ax91859
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
31 views28 pages

LTC 4090

Ltc 4090

Uploaded by

ax91859
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 28

LTC4090/LTC4090-5

USB Power Manager with


2A High Voltage Bat-Track
Buck Regulator
FEATURES DESCRIPTION
■ Seamless Transition Between Power Sources: Li- The LTC®4090/LTC4090-5 are USB power managers plus
Ion Battery, USB, and 6V to 36V Supply (60V Max) high voltage Li-Ion/Polymer battery chargers. The devices
■ 2A Output High Voltage Buck Regulator with Bat- control the total current used by the USB peripheral for
TrackTM Adaptive Output Control (LTC4090) operation and battery charging. Battery charge current is
■ Internal 215mΩ Ideal Diode Plus Optional External automatically reduced such that the sum of the load current
Ideal Diode Controller Provides Low Loss Power and the charge current does not exceed the programmed
Path When External Supply / USB Not Present input current limit. The LTC4090/LTC4090-5 also accom-
■ Load Dependent Charging from USB Input Guaran- modate high voltage power supplies, such as 12V AC/DC
tees Current Compliance wall adapters, FireWire, or automotive power.
■ Full Featured Li-Ion Battery Charger

The LTC4090 provides a Bat-Track adaptive output that
1.5A Maximum Charge Current with Thermal Limiting

tracks the battery voltage for high efficiency charging from
NTC Thermistor Input for Temperature Qualified
the high voltage input. The LTC4090-5 provides a fixed 5V
Charging
output from the high voltage input to charge single cell
■ Tiny (3mm × 6mm × 0.75mm) 22-Pin DFN Package
Li-Ion bateries. The charge current is programmable and an
APPLICATIONS end-of-charge status output (⎯C⎯H⎯R⎯G) indicates full charge.
Also featured are programmable total charge time, an NTC
■ HDD-Based Media Players thermistor input used to monitor battery temperature while
■ Personal Navigation Devices charging and automatic recharging of the battery.
■ Other USB-Based Handheld Products , LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
■ Automotive Accessories Bat-Track is a trademark of Linear Technology Corporation. All other trademarks are the
property of their respective owners.

TYPICAL APPLICATION
0.47μF 6.8μH LTC4090/LTC4090-5 High Voltage
HIGH (6V-36V)
HVIN
BOOST SW Battery Charger Efficiency
VOLTAGE INPUT 22μF
1μF
5V WALL HVOUT 90
FIGURE 12 SCHEMATIC
ADAPTER WITH RPROG = 52k LTC4090
IN HVPR 80 NO OUTPUT LOAD
USB 4.7μF
LTC4090 1k
70
VC OUT LOAD
EFFICIENCY (%)

4.7μF LTC4090-5
60
TIMER BAT

50
RT CLPROG GND PROG
59k
40.2k 2k 100k + 40
270pF 0.1μF Li-Ion BATTERY
HVIN = 8V
HVIN = 12V
30
VOUT (TYP) AVAILABLE INPUT
HVIN = 24V
HVIN = 36V
VBAT + 0.3V HV INPUT (LTC4090) 20
5V HV INPUT (LTC4090-5) 2.0 2.5 3.0 3.5 4.0 4.5
5V USB ONLY VBAT (V)
VBAT BAT ONLY 4090 TAO1 4090 TA01b

4090fa

1
LTC4090/LTC4090-5
ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION
(Notes 1, 2, 3, 4)
TOP VIEW
HVIN, HVEN (Note 9) ................................................60V
BOOST ......................................................................56V SYNC 1 22 HVEN
PG 2 21 HVIN
BOOST above SW .....................................................30V
RT 3 20 SW
PG, SYNC ..................................................................30V
VC 4 19 BOOST
IN, OUT, HVOUT
NTC 5 18 HVOUT
t < 1ms and Duty Cycle < 1% .................. –0.3V to 7V
VNTC 6 23 17 TIMER
Steady State............................................. –0.3V to 6V
BAT, HPWR, SUSP, VC, ⎯C⎯H⎯R⎯G, ⎯H⎯V⎯P⎯R ........... –0.3V to 6V HVPR 7 16 SUSP
CHRG 8 15 HPWR
NTC, TIMER, PROG, CLPROG ..........–0.3V to VCC + 0.3V
PROG 9 14 CLPROG
IIN, IOUT, IBAT (Note 5) ..............................................2.5A
GATE 10 13 OUT
Operating Temperature Range ..................... –40 to 85°C
BAT 11 12 IN
Junction Temperature ........................................... 110°C
Storage Temperature Range....................... –65 to 125°C DJC PACKAGE
22-LEAD (6mm × 3mm) PLASTIC DFN
TJMAX = 110°C, θJA = 47°C/W
EXPOSED PAD (PIN 23) IS GND, MUST BE SOLDERED TO PCB

ORDER INFORMATION
LEAD FREE FINISH TAPE AND REEL PART MARKING PACKAGE DESCRIPTION TEMPERATURE RANGE
LTC4090EDJC#PBF LTC4090EDJC#TRPBF 4090 22-Lead (6mm × 3mm) Plastic DFN –40°C to 85°C
LTC4090EDJC-5#PBF LTC4090EDJC-5#TRPBF 40905 22-Lead (6mm × 3mm) Plastic DFN –40°C to 85°C
Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. HVIN = HVEN = 12V, BOOST = 17V, VIN = HPWR = 5V, VBAT = 3.7V,
RPROG = 100k, RCLPROG = 2k and SUSP = 0V, unless otherwise noted.
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
USB Input Current Limit
VIN USB Input Supply Voltage ● 4.35 5.5 V
IIN Input Bias Current IBAT = 0 (Note 6) ● 0.5 1 mA
Suspend Mode; SUSP = 5V ● 50 100 μA
ILIM Current Limit HPWR = 5V ● 475 500 525 mA
HPWR = 0V ● 90 100 110 mA
IIN(MAX) Maximum Input Current Limit (Note 7) 2.4 A
RON On-Resistance VIN to VOUT IOUT = 80mA 0.215 Ω
VCLPROG CLPROG Servo Voltage in Current Limit RCLPROG = 2k ● 0.98 1.00 1.02 V
RCLPROG = 1k ● 0.98 1.00 1.02 V
ISS Soft-Start Inrush Current 10 mA/μs

4090fa

2
LTC4090/LTC4090-5
ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. HVIN = HVEN = 12V, BOOST = 17V, VIN = HPWR = 5V, VBAT = 3.7V,
RPROG = 100k, RCLPROG = 2k and SUSP = 0V, unless otherwise noted.
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
VCLEN Input Current Limit Enable Threshold (VIN - VOUT) Rising 20 50 80 mV
Voltage (VIN - VOUT) (VIN - VOUT) Falling –80 –50 –20 mV
VUVLO Input Undervoltage Lockout VIN Rising ● 3.6 3.8 4 V
ΔVUVLO Input Undervoltage Lockout Hysteresis VIN Rising – VIN Falling 130 mV
High Voltage Regulator
VHVIN HVIN Supply Voltage ● 6 60 V
VOVLO HVIN Overvoltage Lockout Threshold ● 36 41.5 45 V
IHVIN HVIN Bias Current Shutdown; HVEN = 0.2V 0.01 0.5 μA
Not Switching, HVOUT = 3.6V ● 130 200 μA
VOUT Output Voltage with HVIN Present Assumes HVOUT to OUT Connection, 3.45 VBAT + 0.3 4.6 V
0 ≤ VBAT ≤ 4.2V (LTC4090)
VOUT Output Voltage with HVIN Present Assumes HVOUT to OUT Connection 4.85 5 5.15 V
(LTC4090-5)
fSW Switching Frequency RT = 8.66k 2.1 2.4 2.7 MHz
RT = 29.4k 0.9 1.0 1.15 MHz
RT = 187k 160 200 240 kHz
tOFF Minimum Switch Off-Time ● 60 150 ns
ISW(MAX) Switch Current Limit Duty Cycle = 5% 3.0 3.5 4.0 A
VSAT Switch VCESAT ISW = 2A 500 mV
IR Boost Schottky Reverse Leakage SW = 10V, HVOUT = 0V 0.02 2 μA
VB(MIN) Minimum Boost Voltage (Note 8) ● 1.5 2.1 V
IBST BOOST Pin Current ISW = 1A 22 35 mA
Battery Management
IBAT Battery Drain Current VBAT = 4.3V, Charging Stopped ● 15 27 μA
Suspend Mode, SUSP = 5V ● 22 35 μA
VIN = 0V, BAT Powers OUT, No Load ● 60 100 μA
VFLOAT VBAT Regulated Output Voltage IBAT = 2mA 4.165 4.200 4.235 V
IBAT = 2mA; 0 ≤ TA ≤ 85°C 4.158 4.200 4.242 V
ICHG Constant-Current Mode Charge Current, RPROG = 100k ● 465 500 535 mA
No Load RPROG = 50k, 0 ≤ TA ≤ 85°C 900 1000 1080 mA
ICHG(MAX) Maximum Charge Current 1.5 A
VPROG PROG Pin Servo Voltage RPROG = 100k ● 0.98 1.00 1.02 V
RPROG = 50k ● 0.98 1.00 1.02 V
kEOC Ratio of End-of-Charge Indication VBAT = VFLOAT (4.2V) ● 0.085 0.1 0.11 mA/mA
Current to Charge Current
ITRKL Trickle Charge Current BAT = 2V 35 50 60 mA
VTRKL Trickle Charge Threshold Voltage BAT Rising ● 2.75 2.9 3.0 V
VCEN Charge Enable Threshold Voltage (VOUT – VBAT) Falling; VBAT = 4V 55 mV
(VOUT – VBAT) Rising; VBAT = 4V 80 mV
ΔVRECHRG Recharge Battery Threshold Voltage Threshold Voltage Relative to VFLOAT ● –65 –100 –135 mV

4090fa

3
LTC4090/LTC4090-5
ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. HVIN = HVEN = 12V, BOOST = 17V, VIN = HPWR = 5V, VBAT = 3.7V,
RPROG = 100k, RCLPROG = 2k and SUSP = 0V, unless otherwise noted.
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
tTIMER TIMER Accuracy VBAT = 4.3V –10 10 %
Recharge Time Percent of Total Charge Time 50 %
Low Battery Trickle Charge Time Percent of Total Charge Time, 25 %
VBAT <2.9V
TLIM Junction Temperature in Constant 105 °C
Temperature Mode
Internal Ideal Diode
RFWD Incremental Resistance, VON Regulation IOUT = 100mA 125 mΩ
RDIO, ON On-Resistance VBAT to VOUT IOUT = 600mA 215 mΩ
VFWD Voltage Forward Drop (VBAT – VOUT) IOUT = 5mA ● 10 30 50 mV
IOUT = 100mA 55 mV
IOUT = 600mA 160 mV
VOFF Diode Disable Battery Voltage 2.7 V
IFWD Load Current Limit for VON Regulation 550 mA
ID(MAX) Diode Current Limit 2.2 A
External Ideal Diode
VFWD, EXT External Diode Forward Voltage 20 mV
Logic (⎯C⎯H⎯R⎯G, ⎯H⎯V⎯P⎯R, TIMER, SUSP, HPWR, HVEN, PG, SYNC)
VCHG, SD Charger Shutdown Threshold Voltage ● 0.14 0.4 V
on TIMER
ICHG, SD Charger Shutdown Pull-Up Current on VTIMER = 0V ● 5 14 μA
TIMER
VOL Output Low Voltage (⎯C⎯H⎯R⎯G, ⎯H⎯V⎯P⎯R); ISINK = 5mA ● 0.1 0.4 V
VIH Input High Voltage SUSP, HPWR 1.2 V
VIL Input Low Voltage SUSP, HPWR 0.4 V
VHVEN, H HVEN High Threshold 2.3 V
VHVEN, L HVEN Low Threshold 0.3 V
IPULLDN Logic Input Pull-Down Current SUSP, HPWR 2 μA
IHVEN HVEN Pin Bias Current HVEN = 2.5V 5 10 μA
VPG PG Threshold HVOUT Rising 2.8 V
ΔVPG PG Hysteresis 35 mV
IPGLK PG Leakage PG = 5V 0.1 1 μA
IPG PG Sink Current PG = 0.4V ● 100 900 μA
VSYNC, L SYNC Low Threshold 0.5 V
VSYNC, H SYNC High Threshold 0.8 V
ISYNC SYNC Pin Bias Current VSYNC = 0V 0.1 μA

4090fa

4
LTC4090/LTC4090-5
ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. HVIN = HVEN = 12V, BOOST = 17V, VIN = HPWR = 5V, VBAT = 3.7V,
RPROG = 100k, RCLPROG = 2k and SUSP = 0V, unless otherwise noted.
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
NTC
IVNTC VNTC Pin Current VNTC = 2.5V ● 1.4 2.5 3.5 mA
VVNTC VNTC Bias Voltage IVNTC = 500μA ● 4.4 4.85 V
INTC NTC Input Leakage Current NTC = 1V 0 ±1 μA
VCOLD Cold Temperature Fault Threshold Rising NTC Voltage 0.738 • VNTC V
Voltage Hysteresis 0.02 • VNTC V
VHOT Hot Temperature Fault Threshold Falling NTC Voltage 0.29 • VNTC V
Voltage Hysteresis 0.01 • VNTC V
VDIS NTC Disable Threshold Voltage Falling NTC Voltage ● 75 100 125 mV
Hysteresis 35 mV
Note 1: Stresses beyond those listed under Absolute Maximum Ratings Note 4: VCC is the greater of VIN, VOUT, and VBAT
may cause permanent damage to the device. Exposure to any Absolute Note 5: Guaranteed by long term current density limitations.
Maximum Rating condition for extended periods may affect device Note 6: Total input current is equal to this specification plus 1.002 • IBAT
reliability and lifetime. where IBAT is the charge current.
Note 2: The LTC4090/LTC4090-5 are guaranteed to meet performance Note 7: Accuracy of programmed current may degrade for currents
specifications from 0°C to 85°C. Specifications over the –40°C to 85°C greater than 1.5A.
operating temperature range are assured by design, characterization and
Note 8: This is the minimum voltage across the boost capacitor needed to
correlation with statistical process controls.
guarantee full saturation of the switch.
Note 3: This IC includes overtemperature protection that is intended
Note 9: Absolute Maximum Voltage at HVIN and HVEN pins is for non-
to protect the device during momentary overload conditions. Junction
repetative 1 second transients; 40V for continuous operation.
temperatures will exceed 110°C when overtemperature protection is
active. Continuous operation above the specified maximum operating
junction temperature may result in device degradation or failure.

TYPICAL PERFORMANCE CHARACTERISTICS


Battery Regulation (Float) Battery Current and Voltage vs
VFLOAT Load Regulation Voltage vs Temperature Time (LTC4090)
4.30 4.220 5 1500
RPROG = 34k VIN = 5V
IBAT = 2mA
4.215
4.25
4 1200
4.210 VBAT
VBAT, VOUT, VCHRGB (V)

VOUT
4.20
4.205 VCHRGB
VFLOAT (V)

VFLOAT (V)

3 IBAT 900
IBAT (mA)

4.15 4.200

4.195 2 600
4.10 C/10
4.190 1250mAh
4.05 1 CELL TERMINATION 300
4.185 HVIN = 12V
RPROG = 50k
4.00 4.180 0 0
0 200 400 600 800 1000 –50 –25 0 25 50 75 100 0 50 100 150 200
IBAT (mA) TEMPERATURE (°C) TIME (MIN)
4090 G01 4090 G02
4090 G03

4090fa

5
LTC4090/LTC4090-5
TYPICAL PERFORMANCE CHARACTERISTICS
Ideal Diode Current vs Forward
Charge Current vs Temperature Voltage and Temperature (No
Charging from USB, IBAT vs VBAT (Thermal Regulation) External Device)
600 600 1000
VIN = 5V VBAT = 3.7V
VOUT = NO LOAD HPWR = 5V 900 VIN = 0V
500 RPROG = 100k 500
RCLPROG = 2k 800
700
400 400
600

IOUT (mA)
IBAT (mA)
IBAT (mA)

300 300 500


400
200 200 300
HPWR = 0V RPROG = 2.1k –50°C
200
100 100 VIN = 5V 0°C
VBAT = 3.5V 100 50°C
θJA = 40°C/W 100°C
0 0 0
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 –50 –25 0 25 50 75 100 125 0 50 100 150 200
VBAT (V) TEMPERATURE (°C) VFWD (mV)
4090 G04 4090 G05 4090 G06

Ideal Diode Current vs Forward


Voltage and Temperature with LTC4090 High Voltage Regulator LTC4090-5 High Voltage Regulator
External Device Efficiency vs Output Load Efficiency vs Output Load
5000 100 100
VBAT = 3.7V FIGURE 12 SCHEMATIC FIGURE 12 SCHEMATIC
4500 VIN = 0V 95 VBAT = 4.21V (IBAT = 0) 95 VBAT = 4.21V (IBAT = 0)
Si2333 PFET 90
4000 90
3500 85 85
EFFICIENCY (%)

3000 80 EFFICIENCY (%) 80


IOUT (mA)

2500 75 75
2000 70 70
1500 65 65
–50°C HVIN = 8V HVIN = 8V
1000 60 60
0°C HVIN = 12V HVIN = 12V
500 50°C 55 HVIN = 24V 55 HVIN = 24V
100°C HVIN = 36V HVIN = 36V
0 50 50
0 20 40 60 80 100 0 0.2 0.4 0.6 0.8 1.0 0 0.2 0.4 0.6 0.8 1.0
VFWD (mV) IOUT (A) IOUT (A)
4090 G07 4090 G08 4090 G29

High Voltage Regulator Maximum High Voltage Regulator Minimum High Voltage Regulator Switch
Load Current Switch On-Time vs Temperature Voltage Drop
3.0 140 700
FIGURE 12 SCHEMATIC
VBAT = 4.21V (IBAT = 0)
120 600
MINIMUM SWITCH ON TIME (ns)

2.8

TYPICAL
VOLTAGE DROP (mV)

100 500
2.6
IOUT (A)

80 400
2.4
60 300
2.2
MINIMUM 40 200

2.0 20 100

1.8 0 0
5 10 15 20 25 30 35 –50 –25 0 25 50 75 100 125 150 0 500 1000 1500 2000 2500
HVIN (V) TEMPERATURE (˚C) SWITCH CURRENT (mA)
4090 G09 4090 G10 4090 G11

4090fa

6
LTC4090/LTC4090-5
TYPICAL PERFORMANCE CHARACTERISTICS
High Voltage Regulator Switch High Voltage Regulator
Frequency Frequency Foldback High Voltage Regulator Soft-Start
1100 1000 4.0
900
3.5
1000

SWITCHING FREQUENCY (kHz)


800

SWITCH CURRENT LIMIT (A)


3.0
700
FREQUENCY (kHz)

900
600 2.5

800 500 2.0


400
1.5
700
300
1.0
200
600
100 0.5

500 0 0
–50 –25 0 25 50 75 100 125 150 0 1 2 3 4 0 0.5 1 1.5 2 2.5 3 3.5
TEMPERATURE (°C) HVOUT (V) RUN/SS PIN VOLTAGE (V)
4090 G12 4090 G13 4090 G14

High Voltage Regulator Switch High Voltage Regulator Switch High Voltage Regulator Minimum
Current Limit Current Limit Input Voltage
4.0 4.5 7.0

4.0 DUTY CYCLE = 10 % 6.5


3.5 TO START
SWITCH CURRENT LIMIT (A)
SWITCH CURRENT LIMIT(A)

3.5 6.0
3.0 3.0
5.5
HVIN (V)
2.5 DUTY CYCLE = 90 %
2.5 5.0
2.0
4.5
2.0 1.5
4.0 TO RUN
1.0
1.5 3.5
0.5

1.0 0 3.0
0 20 40 60 80 100 –50 –25 0 25 50 75 100 125 150 1 10 100 1000
DUTY CYCLE (%) TEMPERATURE (°C) LOAD CURRENT (mA)
4090 G16 4090 G17
4090 G15

High Voltage Regulator Boost High Voltage Regulator VC High Voltage Regulator Power
Diode VF vs IF Voltages Good Threshold
1.4 2.50 2.90
HVOUT THRESHOLD VOLTAGE (V)

1.2
2.00 2.85
1.0 CURRENT LIMIT CLAMP
BOOST DIODE Vf (V)

VC VOLTAGE (V)

1.50 2.80
0.8

0.6 2.75
1.00
SWITCHING THRESHOLD
0.4
0.50 2.70
0.2

0 0 2.65
0 0.5 1.0 1.5 2.0 –50 –25 0 25 50 75 100 125 150 –50 –25 0 25 50 75 100 125 150
BOOST DIODE CURRENT (A) TEMPERATURE (°C) TEMPERATURE (°C)
4090 G18 4090 G19 4090 G20

4090fa

7
LTC4090/LTC4090-5
TYPICAL PERFORMANCE CHARACTERISTICS
LTC4090 Input Connect LTC4090 Input Disconnect
Waveforms Waveforms LTC4090 Response to Suspend

VIN VIN SUSP


5V/DIV 5V/DIV 5V/DIV

VOUT VOUT VOUT


5V/DIV 5V/DIV 5V/DIV
IIN IIN IIN
0.5A/DIV 0.5A/DIV 0.5A/DIV

IBAT IBAT IBAT


0.5A/DIV 0.5A/DIV 0.5A/DIV

1ms/DIV 4090 G21


1ms/DIV 4090 G22
1ms/DIV 4090 G23
VBAT = 3.85V VBAT = 3.85V VBAT = 3.85V
IOUT = 100mA IOUT = 100mA IOUT = 50mA

LTC4090 High Voltage Input LTC4090 High Voltage Input


Connect Waveforms Disconnect Waveforms LTC4090 Response to HPWR

VHVIN VHVIN HPWR


10V/DIV 5V/DIV 5V/DIV

VOUT VOUT IIN


5V/DIV 5V/DIV 0.5A/DIV
IHVIN IHVIN
1A/DIV 1A/DIV
IBAT
0.5A/DIV
IBAT IBAT
1A/DIV 1A/DIV

2ms/DIV 4090 G24


2ms/DIV 4090 G25
100μs/DIV 4090 G26
VBAT = 3.85V VBAT = 3.85V VBAT = 3.85V
IOUT = 100mA IOUT = 100mA IOUT = 50mA

LTC4090 High Voltage Regulator LTC4090 High Voltage Regulator


Load Transient Load Transient

HVOUT HVOUT
50mV/DIV 50mV/DIV

IOUT IL
1A/DIV 1A/DIV

4090 G27 4090 G28


25μs/DIV 25μs/DIV
ILOAD = 500mA ILOAD = 500mA

4090fa

8
LTC4090/LTC4090-5
PIN FUNCTIONS
SYNC (Pin 1): External Clock Synchronization Input. See PROG (Pin 9): Charge Current Program Pin. Connecting
synchronizing section in the Applications Information a resistor from PROG to ground programs the charge
section. Ground pin when not used. current:
PG (Pin 2): The PG pin is the open collector output of an 50, 000 V
internal comparator. PG remains low until the HVOUT pin ICHG( A) =
RPROG
is above 2.8V. PG output is valid when HVIN is above 3.6V
and HVEN is high. GATE (Pin 10): External Ideal Diode Gate Connection. This
RT (Pin 3): Oscillator Resistor Input. Connecting a resistor pin controls the gate of an optional external P-channel
to ground from this pin sets the switching frequency. MOSFET transistor used to supplement the internal ideal
diode. The source of the P-channel MOSFET should be
VC (Pin 4): High Voltage Buck Regulator Control Pin. The connected to OUT and the drain should be connected to
voltage on this pin controls the peak switch current in the BAT. When not in use, this pin should be left floating. It
high voltage regulator. Tie an RC network from this pin to is important to maintain high impedance on this pin and
ground to compensate the control loop. minimize all leakage paths.
NTC (Pin 5): Input to the NTC Thermistor Monitoring BAT (Pin 11): Single-Cell Li-Ion Battery. This pin is used
Circuits. The NTC pin connects to a negative temperature as an output when charging the battery and as an input
coefficient thermistor which is typically co-packaged with when supplying power to OUT. When the OUT pin potential
the battery pack to determine if the battery is too hot or too drops below the BAT pin potential, an ideal diode function
cold to charge. If the battery temperature is out of range, connects BAT to OUT and prevents OUT from dropping
charging is paused until the battery temperature re-enters more than 100mV below BAT. A precision internal resistor
the valid range. A low drift bias resistor is required from divider sets the final float (charging) potential on this pin.
VNTC to NTC and a thermistor is required from NTC to The internal resistor divider is disconnected when IN and
ground. If the NTC function is not desired, the NTC pin HVIN are in undervoltage lockout.
should be grounded.
IN (Pin 12): Input Supply. Connect to USB supply, VBUS.
VNTC (Pin 6): Output Bias Voltage for NTC. A resistor from Input current to this pin is limited to either 20% or 100%
this pin to the NTC pin will bias the NTC thermistor. of the current programmed by the CLPROG pin as deter-
⎯ ⎯V⎯P⎯R (Pin 7): High Voltage Present Output (Active Low).
H mined by the state of the HPWR pin. Charge current (to the
A low on this pin indicates that the high voltage regulator BAT pin) supplied through the input is set to the current
has sufficient voltage to charge the battery. This feature programmed by the PROG pin but will be limited by the
is enabled if power is present on HVIN, IN, or BAT (i.e., input current limit if charge current is set greater than the
above UVLO thresholds). input current limit or if the sum of charge current plus load
current is greater than the input current limit.
⎯ H
C ⎯ R
⎯ G
⎯ (Pin 8): Open-Drain Charge Status Output. When the
battery is being charged, the ⎯C⎯H⎯R⎯G pin is pulled low by an OUT (Pin 13): Voltage Output. This pin is used to provide
internal N-channel MOSFET. When the timer runs out or controlled power to a USB device from either USB VBUS
the charge current drops below 10% of the programmed (IN), an external high voltage supply (HVIN), or the battery
charge current or the input supply is removed, the ⎯C⎯H⎯R⎯G (BAT) when no other supply is present. The high voltage
pin is forced to a high impedance state. supply is prioritized over the USB VBUS input. OUT should
be bypassed with at least 4.7μF to GND.

4090fa

9
LTC4090/LTC4090-5
PIN FUNCTIONS
CLPROG (Pin 14): Current Limit Program and Input Cur- Charge time is increased if charge current is reduced
rent Monitor. Connecting a resistor, RCLPROG, to ground due to load current, thermal regulation and current limit
programs the input to output current limit. The current selection (HPWR low).
limit is programmed as follows:
Shorting the TIMER pin to GND disables the battery
1000 V charging functions.
ICL ( A) =
RCLPROG HVOUT (Pin 18): Voltage Output of the High Voltage
Regulator. When sufficient voltage is present at HVOUT,
In USB applications, the resistor RCLPROG should be set the low voltage power path from IN to OUT will be discon-
to no less than 2.1k. The voltage on the CLPROG pin is nected and the ⎯H⎯V⎯P⎯R pin will be pulled low to indicate
always proportional to the current flowing through the that a high voltage wall adapter has been detected. The
IN to OUT power path. This current can be calculated as LTC4090 high voltage regulator will maintain just enough
follows: differential voltage between HVOUT and BAT to keep the
VCLPROG battery charger MOSFET out of dropout (typically 300mV
IIN( A) = • 1000 from OUT to BAT). The LTC4090-5 high voltage regulator
RCLPROG
will provide a 5V output to the battery charger MOSFET.
HPWR (Pin 15): High Power Select. This logic input is used HVOUT should be bypassed with at least 22μF to GND.
to control the input current limit. A voltage greater than BOOST (Pin 19): This pin is used to provide drive voltage,
1.2V on the pin will set the input current limit to 100% of higher than the input voltage, to the internal bipolar NPN
the current programmed by the CLPROG pin. A voltage power switch.
less than 0.4V on the pin will set the input current limit to
20% of the current programmed by the CLPROG pin. A SW (Pin 20): The SW pin is the output of the internal high
2μA pull-down current is internally connected to this pin voltage power switch. Connect this pin to the inductor,
to ensure it is low at power up when the pin is not being catch diode and boost capacitor.
driven externally. HVIN (Pin 21): High Voltage Regulator Input. The HVIN pin
SUSP (Pin 16): Suspend Mode Input. Pulling this pin supplies current to the internal high voltage regulation and
above 1.2V will disable the power path from IN to OUT. to the internal high voltage power switch. The presence
The supply current from IN will be reduced to comply of a high voltage input takes priority over the USB VBUS
with the USB specification for suspend mode. Both the input (i.e., when a high voltage input supply is detected,
ability to charge the battery from HVIN and the ideal diode the USB IN to OUT path is disconnected). This pin must
function (from BAT to OUT) will remain active. Suspend be locally bypassed.
mode will reset the charge timer if OUT is less than BAT HVEN (Pin 22): High Voltage Regulator Enable Input. The
while in suspend mode. If OUT is kept greater than BAT, HVEN pin is used to disable the high voltage input path.
such as when the high voltage input is present, the charge Tie to ground to disable the high voltage input or tie to at
timer will not be reset when the part is put in suspend. A least 2.3V to enable the high voltage path. If this feature
2μA pull-down current is internally connected to this pin is not used, tie HVEN to the HVIN pin. This pin can also
to ensure it is low at power up when the pin is not being be used to soft-start the high voltage regulator; see the
driven externally. Applications Information section for more information.
TIMER (Pin 17): Timer Capacitor. Placing a capacitor, Exposed Pad (Pin 23): Ground. The exposed package pad
CTIMER, to GND sets the timer period. The timer period is ground and must be soldered to the PC board for proper
is: functionality and for maximum heat transfer (use several
CTIMER • RPROG • 3hours vias directly under the LTC4090/LTC4090-5).
tTIMER (hours) =
0.1µF • 100k
4090fa

10
LTC4090/LTC4090-5
BLOCK DIAGRAM
C2
BOOST
HVIN SW L1
10 Q1

INTERNAL D1
REFERENCE
+
10
HVEN IL +
SOFT-START
– R Q
– S Q
DRIVER
RT OSCILLATOR
10
200kHz - 2.4MHz
RT1
SYNC HVOUT
10 –
VC VSET C1
10 GM
+ 3.6V (LTC4090)
RC CF + 5V (LTC4090-5)

CC VC CLAMP

+ 350mV + 75mV (RISING)


– (LTC4090) – 25mV (FALLING) +
PG
10
+

– 2.8V
+
HVPR
4.25V (RISING)
3.15V (FALLING)
– 19
IN
10 CURRENT LIMIT

IN ILIM CNTL
IIN 1V + SOFT-START
CURRENT ILIM ENABLE OUT OUT
1000 CL 21
CLPROG CONTROL –
22 – + 20mV
RCLPROG DIE CC/CV REGULATOR
30mV

+ –
TEMP 105°C CHARGER GATE
ENABLE
HPWR 500mA/100mA EDA 21
13
IDEAL +
– + IN OUT BAT DIODE
2μA
TA
BAT BAT
21

ICHG +
CHARGE CONTROL

+ 1V SOFT-START2 – 0.25V

CHG
2.9V
– + BATTERY
PROG UVLO
23
RPROG –
VOLTAGE DETECT
4.1V
VNTC UVLO
+ RECHARGE
15

– BAT UV –
10k TOO
COLD RECHRG
NTCERR TIMER
14
NTC + OSCILLATOR 21
CONTROL LOGIC
HOLD CTIMER
CLK CHRG
18
10k T – TOO RESET STOP
COUNTER
HOT
+

EOC
C/10
+
NTC ENABLE
2μA
0.1V –
GND SUSP
16 11
4090 BD

4090fa

11
LTC4090/LTC4090-5
OPERATION
Introduction the ideal diode instead of connecting the load directly to
the battery allows a fully charged battery to remain fully
The LTC4090/LTC4090-5 are complete PowerPathTM
charged until external power is removed. Once external
controllers for battery powered USB applications. The
power is removed the output drops until the ideal diode is
LTC4090/LTC4090-5 are designed to receive power from
forward biased. The forward biased ideal diode will then
a low voltage source (e.g., USB or 5V wall adapter), a
provide the output power to the load from the battery.
high voltage source (e.g., FireWire/IEEE1394, automotive
battery, 12V wall adapter, etc.), and a single-cell Li-Ion The LTC4090/LTC4090-5 also include a high voltage
battery. They can then deliver power to an application switching regulator which has the ability to receive power
connected to the OUT pin and a battery connected to the from a high voltage input. This input takes priority over the
BAT pin (assuming that an external supply other than USB VBUS input (i.e., if both HVIN and IN are present, load
the battery is present). Power supplies that have limited current and charge current will be delivered via the high
current resources (such as USB VBUS supplies) should voltage path). When enabled, the high voltage regulator
be connected to the IN pin which has a programmable regulates the HVOUT voltage using a constant frequency,
current limit. Battery charge current will be adjusted to current mode regulator. An external PFET between HVOUT
ensure that the sum of the charge current and load cur- (drain) and OUT (source) is turned on via the ⎯H⎯V⎯P⎯R pin
rent does not exceed the programmed input current limit allowing OUT to charge the battery and/or supply power
(see Figure 1). to the application. The LTC4090’s Bat-Track maintains
approximately 300mV between the OUT pin and the BAT
An ideal diode function provides power from the battery
pin, while the LTC4090-5 provides a fixed 5V output.
when output / load current exceeds the input current limit or
PowerPath is a trademark of Linear Technology Corporation
when input power is removed. Powering the load through

HVIN SW L1
Q1

D1
HIGH VOLTAGE
BUCK REGULATOR

HVOUT

C1
+

4.25V (RISING)
3.15V (FALLING)

HVPR
19
+

LOAD
+ 75mV (RISING)
IN ENABLE
– 25mV (FALLING)
OUT OUT
21
USB CURRENT LIMIT –
+ 30mV

30mV
+ +
CC/CV REGULATOR GATE
EDA 21
CHARGER
IDEAL –
DIODE

BAT BAT
21
+
4090 F01 Li-Ion

Figure 1. Simplified PowerPath Block Diagram


4090fa

12
LTC4090/LTC4090-5
OPERATION
USB Input Current Limit and quiescent currents. A 2.1k CLPROG resistor will give a
The input current limit and charge control circuits of the typical current limit of 476mA in high power mode (when
LTC4090/LTC4090-5 are designed to limit input current as HPWR is high) or 95mA in low power mode (when HPWR
well as control battery charge current as a function of IOUT. is low).
OUT drives the external load and the battery charger. When SUSP is driven to a logic high, the input power
If the combined load at OUT does not exceed the pro- path is disabled and the ideal diode from BAT to OUT will
grammed input current limit, OUT will be connected to IN supply power to the application.
through an internal 215mΩ P-channel MOSFET.
High Voltage Step Down Regulator
If the combined load at OUT exceeds the programmed input
The power delivered from HVIN to HVOUT is controlled by
current limit, the battery charger will reduce its charge cur-
a constant frequency, current mode step down regulator.
rent by the amount necessary to enable the external load
An external P-channel MOSFET directs this power to OUT
to be satisfied while maintaining the programmed input
and prevents reverse conduction from OUT to HVOUT (and
current. Even if the battery charge current is set to exceed
ultimately HVIN).
the allowable USB current, a correctly programmed input
current limit will ensure that the USB specification is never An oscillator, with frequency set by RT, enables an RS flip-
violated. Furthermore, load current at OUT will always be flop, turning on the internal power switch. An amplifier and
prioritized and only excess available current will be used comparator monitor the current flowing between HVIN and
to charge the battery. SW pins, turning the switch off when this current reaches
a level determined by the voltage at VC. An error amplifier
The input current limit, ICL, can be programmed using the servos the VC node to maintain approximately 300mV
following formula: between OUT and BAT (LTC4090). By keeping the voltage
⎛ 1000 ⎞ 1000 V across the battery charger low, efficiency is optimized be-
ICL = ⎜ • VCLPROG ⎟ = cause power lost to the battery charger is minimized and
⎝ RCLPROG ⎠ RCLPROG
power available to the external load is maximized. If the
where VCLPROG is the CLPROG pin voltage (typically 1V) BAT pin voltage is less than approximately 3.3V, then the
and RCLPROG is the total resistance from the CLPROG pin error amplifier will servo the VC node to provide a constant
to ground. For best stability over temperature and time, HVOUT output voltage of about 3.6V (LTC4090). An active
1% metal film resistors are recommended. clamp on the VC node provides current limit. The VC node
is also clamped to the voltage on the HVEN pin; soft-start
The programmed battery charge current, ICHG, is defined is implemented by generating a voltage ramp at the HVEN
as: pin using an external resistor and capacitor.
⎛ 50, 000 ⎞ 50, 000 V The switch driver operates from either the high voltage
ICHG = ⎜ • VPROG ⎟ = input or from the BOOST pin. An external capacitor and
⎝ RPROG ⎠ RPROG
internal diode are used to generate a voltage at the BOOST
Input current, IIN, is equal to the sum of the BAT pin output pin that is higher than the input supply. This allows the
current and the OUT pin output current. VCLPROG will track driver to fully saturate the internal bipolar NPN power
the input current according to the following equation: switch for efficient operation.
VCLPROG To further optimize efficiency, the high voltage buck regu-
IIN = IOUT + IBAT = • 1000
RCLPROG lator automatically switches to Burst Mode® operation in
light load situations. Between bursts, all circuitry associated
In USB applications, the maximum value for RCLPROG with controlling the output switch is shut down reducing
should be 2.1k. This will prevent the input current from the input supply current.
exceeding 500mA due to LTC4090/LTC4090-5 tolerances
4090fa

13
LTC4090/LTC4090-5
OPERATION
IIN IIN
500 100 500
IIN

400 80 400

ILOAD ILOAD ILOAD


CURRENT (mA)

CURRENT (mA)

CURRENT (mA)
300 60 300
IBAT = ICHG

200 40 200
IBAT = ICL = IOUT

100 20 100
IBAT IBAT IBAT
(CHARGING) (CHARGING) (CHARGING)
0 0 0
0 100 200 300 400 500 0 20 40 60 80 100 0 100 200 300 400 500
ILOAD(mA) IBAT ILOAD(mA) IBAT ILOAD (mA) IBAT
4090 F02a (IDEAL DIODE) 4090 F02b (IDEAL DIODE) 4090 F02c (IDEAL DIODE)

(a) High Power Mode/Full Charge (a) Low Power Mode/Full Charge (a) High Power Mode with
RPROG = 100k and RCLPROG = 2k RPROG = 100k and RCLPROG = 2k ICL = 500mA and ICHG = 250mA
RPROG = 100k and RCLPROG = 2k

Figure 2. Input and Battery Currents as a Function of Load Current

The oscillator reduces the switch regulator’s operating If the desired input current increases beyond the pro-
frequency when the voltage at the HVOUT pin is low (be- grammed input current limit additional current will be drawn
low 2.95V). This frequency foldback helps to control the from the battery via the internal ideal diode. Furthermore,
output current during start-up and overload. if power to IN (USB VBUS) or HVIN (high voltage input) is
removed, then all of the application power will be provided
The high voltage regulator contains a power good com-
by the battery via the ideal diode. A 4.7μF capacitor at
parator which trips when the HVOUT pin is at 2.8V. The PG
OUT is sufficient to keep a transition from input power
output is an open-collector transistor that is off when the
to battery power from causing significant output voltage
output is in regulation, allowing an external resistor to pull
droop. The ideal diode consists of a precision amplifier that
the PG pin high. Power good is valid when the switching
enables a large P-channel MOSFET transistor whenever the
regulator is enabled and HVIN is above 3.6V.
voltage at OUT is approximately 20mV (VFWD) below the
Ideal Diode From BAT to OUT voltage at BAT. The resistance of the internal ideal diode
is approximately 215mΩ.
The LTC4090/LTC4090-5 have an internal ideal diode as
well as a controller for an optional external ideal diode. If If this is sufficient for the application then no external
a battery is the only power supply available, or if the load components are necessary. However if more conductance
current exceeds the programmed input current limit, then is needed, an external P-channel MOSFET can be added
the battery will automatically deliver power to the load via from BAT to OUT. The GATE pin of the LTC4090/LTC4090-5
an ideal diode circuit between the BAT and OUT pins. The drives the gate of the external PFET for automatic ideal
ideal diode circuit (along with the recommended 4.7μF diode control. The source of the external MOSFET should
capacitor on the OUT pin) allows the LTC4090/LTC4090-5 be connected to OUT and the drain should be connected
to handle large transient loads and wall adapter or USB to BAT. In order to help protect the external MOSFET in
VBUS connect/disconnect scenarios without the need for overcurrent situations, it should be placed in close thermal
large bulk capacitors. The ideal diode responds within contact to the LTC4090/LTC4090-5.
a few microseconds and prevents the OUT pin voltage Burst Mode is a registered trademark of Linear Technology Corporation

from dropping significantly below the BAT pin voltage.


A comparison of the I-V curve of the ideal diode and a
Schottky diode can be seen in Figure 3.
4090fa

14
LTC4090/LTC4090-5
OPERATION
Suspend Mode trickle charge mode to bring the cell voltage up to a safe
When SUSP is pulled above VIH the LTC4090/LTC4090-5 level for charging. The charger goes into the fast charge
enter suspend mode to comply with the USB specification. constant current mode once the voltage on the BAT pin
In this mode, the power path between IN and OUT is put rises above 2.9V. In constant current mode, the charge
in a high impedance state to reduce the IN input current to current is set by RPROG. When the battery approaches the
final float voltage, the charge current begins to decrease
50μA. If no other power source is available to drive HVIN,
as the LTC4090/LTC4090-5 switch to constant voltage
the system load connected to OUT is supplied through the
mode. When the charge current drops below 10% of the
ideal diodes connected to BAT.
programmed value while in constant voltage mode the
Battery Charger ⎯C⎯H⎯R⎯G pin assumes a high impedance state.

The battery charger circuits of the LTC4090/LTC4090-5 An external capacitor on the TIMER pin sets the total
are designed for charging single cell lithium-ion batteries. minimum charge time. When this time elapses, the
Featuring an internal P-channel power MOSFET, the charger charge cycle terminates and the ⎯C⎯H⎯R⎯G pin assumes a
uses a constant current / constant voltage charge algorithm high impedance state, if it has not already done so. While
with programmable charge current and a programmable charging in constant current mode, if the charge current
timer for charge termination. Charge current can be is decreased by thermal regulation or in order to maintain
programmed up to 1.5A. The final float voltage accuracy the programmed input current limit, the charge time is
is ±0.8% typical. No blocking diode or sense resistor is automatically increased. In other words, the charge time is
required when powering either the IN or the HVIN pins. extended inversely proportional to the actual charge current
The ⎯C⎯H⎯R⎯G open-drain status output provides information delivered to the battery. For Li-Ion and similar batteries that
regarding the charging status of the LTC4090/LTC4090-5 require accurate final float potential, the internal bandgap
at all times. An NTC input provides the option of charge reference, voltage amplifier and the resistor divider provide
qualification using battery temperature. regulation with ±0.8% accuracy.
The charge cycle begins when the voltage at the OUT Trickle Charge and Defective Battery Detection
pin rises above the battery voltage and the battery volt-
age is below the recharge threshold. No charge current At the beginning of a charge cycle, if the battery voltage
actually flows until the OUT voltage is 100mV above is below 2.9V, the charger goes into trickle charge reduc-
the BAT voltage. At the beginning of the charge cycle, if ing the charge current to 10% of the full-scale current.
the battery voltage is below 2.9V, the charger goes into If the low battery voltage persists for one quarter of the
programmed total charge time, the battery is assumed
to be defective, the charge cycle is terminated and the
LTC4090/LTC4090-5 CONSTANT
I0N ⎯C⎯H⎯R⎯G pin output assumes a high impedance state. If
IMAX
for any reason the battery voltage rises above ~2.9V the
SLOPE: 1/RDIO(ON) CONSTANT
charge cycle will be restarted. To restart the charge cycle
(i.e., when the dead battery is replaced with a discharged
CURRENT (A)

R0N

battery), simply remove the input voltage and reapply it


IFWD
or cycle the TIMER pin to 0V.
SCHOTTKY
DIODE CONSTANT
SLOPE: 1/RFWD
V0N Programming Charge Current

0
The formula for the battery charge current is:
FORWARD VOLTAGE (V)
VFWD VPROG
ICHG = IPROG • 50, 000 =
4090 F03
• 50, 000
Figure 3. LTC4090/LTC4090-5 Versus Schottky Diode Forward RPROG
Voltage Drop
4090fa

15
LTC4090/LTC4090-5
OPERATION
where VPROG is the PROG pin voltage and RPROG is the As the LTC4090/LTC4090-5 approach constant voltage
total resistance from the PROG pin to ground. Keep in mode the charge current begins to drop. This change in
mind that when the LTC4090/LTC4090-5 are powered charge current is due to normal charging operation and
from the IN pin, the programmed input current limit takes does not affect the timer duration.
precedence over the charge current. In such a scenario,
Consider, for example, a USB charge condition where
the charge current cannot exceed the programmed input
RCLPROG = 2k, RPROG = 100k and CTIMER = 0.1μF. This
current limit. corresponds to a three hour charge cycle. However, if the
For example, if typical 500mA charge current is required, HPWR input is set to a logic low, then the input current
calculate: limit will be reduced from 500mA to 100mA. With no ad-
ditional system load, this means the charge current will
1V
RPROG = • 50, 000 = 100k be reduced to 100mA. Therefore, the termination timer
500mA will automatically slow down by a factor of five until the
For best stability over temperature and time, 1% metal charger reaches constant voltage mode (i.e. VBAT ap-
film resistors are recommended. Under trickle charge proaches 4.2V) or HPWR is returned to a logic high. The
conditions, this current is reduced to 10% of the full- charge cycle is automatically lengthened to account for
scale value. the reduced charge current. The exact time of the charge
cycle will depend on how long the charger remains in
The Charge Timer constant current mode and/or how long the HPWR pin
remains logic low.
The programmable charge timer is used to terminate the
charge cycle. The timer duration is programmed by an Once a time-out occurs and the voltage on the battery is
external capacitor at the TIMER pin. The charge time is greater than the recharge threshold, the charge current
typically: stops, and the ⎯C⎯H⎯R⎯G output assumes a high impedance
state if it has not already done so.
CTIMER • RPROG • 3hours
tTIMER (hours) = Connecting the TIMER pin to ground disables the battery
0.1µF • 100k
charger.
The timer starts when an input voltage greater than the
undervoltage lockout threshold level is applied or when ⎯C⎯H⎯R⎯G Status Output Pin
leaving shutdown and the voltage on the battery is less than When the charge cycle starts, the ⎯C⎯H⎯R⎯G pin is pulled to
the recharge threshold. At power-up or exiting shutdown ground by an internal N-channel MOSFET capable of driv-
with the battery voltage less than the recharge threshold, ing an LED. When the charge current drops below 10%
the charge time is a full cycle. If the battery is greater than of the programmed full charge current while in constant
the recharge threshold the timer will not start and charging voltage mode, the pin assumes a high impedance state,
is prevented. If after power-up the battery voltage drops but charge current continues to flow until the charge
below the recharge threshold, or if after a charge cycle time elapses. If this state is not reached before the end
the battery voltage is still below the recharge threshold, of the programmable charge time, the pin will assume a
the charge time is set to one-half of a full cycle. high impedance state when a time-out occurs. The ⎯C⎯H⎯R⎯G
The LTC4090/LTC4090-5 have a feature that extends charge current detection threshold can be calculated by the fol-
time automatically. Charge time is extended if the charge lowing equation:
current in constant current mode is reduced due to load 0.1V 5000 V
current or thermal regulation. This change in charge time IDETECT = • 50, 000 =
RPROG RPROG
is inversely proportional to the change in charge current.

4090fa

16
LTC4090/LTC4090-5
OPERATION
For example, if the full charge current is programmed of the LTC4090/LTC4090-5 thermal regulation loop is that
to 500mA with a 100k PROG resistor the ⎯C⎯H⎯R⎯G pin will charge current can be set according to actual conditions
change state at a battery charge current of 50mA. rather than worst-case conditions with the assurance that
Note: The end-of-charge (EOC) comparator that moni- the battery charger will automatically reduce the current
tors the charge current latches its decision. Therefore, in worst-case conditions.
the first time the charge current drops below 10% of the
Undervoltage Lockout
programmed full charge current while in constant volt-
age mode, it will toggle ⎯C⎯H⎯R⎯G to a high impedance state. An internal undervoltage lockout circuit monitors the input
If, for some reason the charge current rises back above voltage (IN) and the output voltage (OUT) and disables
the threshold, the ⎯C⎯H⎯R⎯G pin will not resume the strong either the input current limit or the battery charger circuits
pull-down state. The EOC latch can be reset by a recharge or both. The input current limit circuitry is disabled until
cycle (i.e., VBAT drops below the recharge threshold) or VIN rises above the undervoltage lockout threshold and VIN
toggling the input power to the part. exceeds VOUT by 50mV. The battery charger circuits are dis-
abled until VOUT exceeds VBAT by 50mV. Both undervoltage
Automatic Recharge lockout comparators have built-in hysteresis.
After the battery charger terminates, it will remain off NTC Thermistor
drawing only microamperes of current from the battery. If
the product remains in this state long enough, the battery The battery temperature is measured by placing a nega-
will eventually self discharge. To ensure that the battery is tive temperature coefficient (NTC) thermistor close to
always topped off, a charge cycle will automatically begin the battery pack. To use this feature connect the NTC
when the battery voltage falls below VRECHRG (typically thermistor, RNTC, between the NTC pin and ground and a
4.1V). To prevent brief excursions below VRECHRG from bias resistor, RNOM, from VNTC to NTC. RNOM should be
resetting the safety timer, the battery voltage must be a 1% resistor with a value equal to the value of the chosen
below VRECHRG for more than a few milliseconds. The NTC thermistor at 25°C (denoted R25C).
charge cycle and safety timer will also restart if the IN The LTC4090/LTC4090-5 will pause charging when the
UVLO cycles low and then high (e.g. IN, is removed and resistance of the NTC thermistor drops to 0.41 times the
then replaced). value of R25C or approximately 4.1k (for a Vishay “Curve
2” thermistor, this corresponds to approximately 50°C).
Thermal Regulation The safety timer also pauses until the thermistor indicates
To prevent thermal damage to the IC or surrounding a return to a valid temperature. As the temperature drops,
components, an internal thermal feedback loop will the resistance of the NTC thermistor rises. The LTC4090/
automatically decrease the programmed charge current LTC4090-5 are also designed to pause charging (and timer)
if the die temperature rises to approximately 105°C. when the value of the NTC thermistor increases to 2.82
Thermal regulation protects the LTC4090/LTC4090-5 times the value of R25C. For a Vishay “Curve 2” thermistor
from excessive temperature due to high power operation this resistance, 28.2k, corresponds to approximately 0°C.
or high ambient thermal conditions and allows the user The hot and cold comparators each have approximately
to push the limits of the power handling capability with a 3°C of hysteresis to prevent oscillation about the trip point.
given circuit board design without risk of damaging the Grounding the NTC pin disables all NTC functionality.
LTC4090/LTC4090-5 or external components. The benefit

4090fa

17
LTC4090/LTC4090-5
APPLICATIONS INFORMATION
USB and 5V Wall Adapter Power 5V WALL
ADAPTER
ICHG
850mA ICHG BAT
Although the LTC4090/LTC4090-5 are designed to draw D1
power from a USB port, a higher power 5V wall adapter LTC4090
USB POWER
can also be used to power the application and charge the 500mA ICHG
MP1
IN PROG + Li-Ion
CLPROG BATTERY
battery (higher voltage wall adapters can be connected
directly to HVIN). Figure 4 shows an example of combining 2.87k
1k MN1 2k 59k
a 5V wall adapter and a USB power input. With its gate
grounded by 1k, P-channel MOSFET MP1 provides USB 4090 F04

power to the LTC4090/LTC4090-5 when 5V wall power is


not available. When 5V wall power is available, diode D1 Figure 4. USB or 5V Wall Adapter Power
supplies power to the LTC4090/LTC4090-5, pulls the gate
of MN1 high to increase the charge current (by increasing Operating Frequency Tradeoffs
the input current limit), and pulls the gate of MP1 high to Selection of the operating frequency for the high voltage
disable it and prevent conduction back to the USB port. buck regulator is a tradeoff between efficiency, component
size, minimum dropout voltage, and maximum input volt-
Setting the Switching Frequency age. The advantage of high frequency operation is that
The high voltage switching regulator uses a constant smaller inductor and capacitor values may be used. The
frequency PWM architecture that can be programmed to disadvantages are lower efficiency, lower maximum input
switch from 200kHz to 2.4MHz by using a resistor tied voltage, and higher dropout voltage. The highest acceptable
from the RT pin to ground. A table showing the necessary switching frequency (fSW(MAX)) for a given application can
RT value for a desired switching frequency is in Table 1. be calculated as follows:
VD + VHVOUT
Table 1. Switching Frequency vs RT Value fSW(MAX ) =
SWITCHING FREQUENCY (MHz) RT VALUE (kΩ) tON(MIN) • ( VD + VHVIN – VSW )
0.2 187
0.3 121
where VHVIN is the typical high voltage input voltage,
VHVOUT is the output voltage of the switching regulator, VD
0.4 88.7
is the catch diode drop (~0.5V), and VSW is the internal
0.5 68.1
switch drop (~0.5V at max load). This equation shows
0.6 56.2
that slower switching frequency is necessary to safely
0.7 46.4 accommodate high VHVIN/VHVOUT ratio. Also, as shown in
0.8 40.2 the next section, lower frequency allows a lower dropout
0.9 34.0 voltage. The reason input voltage range depends on the
1.0 29.4 switching frequency is because the high voltage switch
1.2 23.7 has finite minimum on and off times. The switch can turn
1.4 19.1 on for a minimum of ~150ns and turn off for a minimum
1.6 16.2 of ~150ns. This means that the minimum and maximum
1.8 13.3 duty cycles are:
2.0 11.5 DCMIN = fSW • tON(MIN)
2.2 9.76
DCMAX = 1 – fSW • tOFF(MIN)
2.4 8.66
where fSW is the switching frequency, tON(MIN) is the
minimum switch-on time (~150ns), and tOFF(MIN) is the

4090fa

18
LTC4090/LTC4090-5
APPLICATIONS INFORMATION
minimum switch-off time (~150ns). These equations show may enter pulse skipping operation where some switch-
that duty cycle range increases when switching frequency ing pulses are skipped to maintain output regulation. In
is decreased. this mode the output voltage ripple and inductor current
A good choice of switching frequency should allow ad- ripple will be higher than in normal operation. Above 41.5V,
equate input voltage range (see next section) and keep switching will stop.
the inductor and capacitor values small. The minimum input voltage is determined by either the high
voltage regulator’s minimum operating voltage of ~6V or by
HVIN Input Voltage Range its maximum duty cycle (see equation in previous section).
The maximum input voltage range for the LTC4090/ The minimum input voltage due to duty cycle is:
LTC4090-5 applications depends on the switching fre- VHVOUT + VD
quency, the Absolute Maximum Ratings of the VHVIN and VHVIN(MIN) = −V +V
1− fSW tOFF(MIN) D SW
BOOST pins, and the operating mode.
The high voltage switching regulator can operate from where VHVIN(MIN) is the minimum input voltage, and
input voltages up to 36V, and safely withstand input volt- tOFF(MIN) is the minimum switch off time (150ns). Note
ages up to 60V. Note that while VHVIN > 41.5V (typical), that higher switching frequency will increase the minimum
the LTC4090/LTC4090-5 will stop switching, allowing the input voltage. If a lower dropout voltage is desired, a lower
output to fall out of regulation. switching frequency should be used.
While the high voltage regulator output is in start-up, Inductor Selection and Maximum Output Current
short-circuit, or other overload conditions, the switching
frequency should be chosen according to the following A good choice for the inductor value is L = 6.8μH (assum-
discussion. ing a 800kHz operating frequency). With this value the
maximum load current will be ~2.4A. The RMS current
For safe operation at inputs up to 60V the switching fre- rating of the inductor must be greater than the maximum
quency must be low enough to satisfy VHVIN(MAX) ≥ 45V load current and its saturation current should be about
according to the following equation. If lower VHVIN(MAX) 30% higher. Note that the maximum load current will be
is desired, this equation can be used directly. programmed charge current plus the largest expected
VHVOUT + VD application load current. For robust operation in fault
VHVIN(MAX ) = –V +V
fSW • tON(MIN) D SW conditions, the saturation current should be ~3.5A. To
keep efficiency high, the series resistance (DCR) should
where VHVIN(MAX) is the maximum operating input voltage, be less than 0.1Ω. Table 2 lists several vendors and types
VHVOUT is the high voltage regulator output voltage, VD is that are suitable.
the catch diode drop (~0.5V), VSW is the internal switch Table 2. Inductor Vendors
drop (~0.5V at max load), fSW is the switching frequency VENDOR URL PART SERIES TYPE
(set by RT), and tON(MIN) is the minimum switch-on time Murata www.murata.com LQH55D Open
(~150ns). Note that a higher switching frequency will de-
TDK www.componenttdk.com SLF7045 Shielded
press the maximum operating input voltage. Conversely, SLF10145 Shielded
a lower switching frequency will be necessary to achieve Toko www.toko.com D62CB Shielded
safe operation at high input voltages. D63CB Shielded
D75C Shielded
If the output is in regulation and no short-circuit, start- D75F Open
up, or overload events are expected, then input voltage Sumida www.sumida.com CR54 Open
CDRH74 Shielded
transients of up to 60V are acceptable regardless of the CDRH6D38 Shielded
switching frequency. In this mode, the LTC4090/LTC4090-5 CR75 Open

4090fa

19
LTC4090/LTC4090-5
APPLICATIONS INFORMATION
Catch Diode 100
COUT =
The catch diode conducts current only during switch-off VOUT fSW
time. Average forward current in normal operation can
where fSW is in MHz, and COUT is the recommended output
be calculated from:
capacitance in μF. Use X5R or X7R types. This choice will

ID( AVG) = IHVOUT •


( VHVIN – VHVOUT ) provide low output ripple and good transient response.
VHVIN Transient performance can be improved with a higher value
capacitor if the compensation network is also adjusted
where IHVOUT is the output load current. The only reason to to maintain the loop bandwidth. A lower value of output
consider a diode with a larger current rating than necessary capacitor can be used to save space and cost but transient
for nominal operation is for the worst-case condition of performance will suffer. See the High Voltage Regulator
shorted output. The diode current will then increase to the Frequency Compensation section to choose an appropriate
typical peak switch current. Peak reverse voltage is equal compensation network.
to the regulator input voltage. Use a Schottky diode with a When choosing a capacitor, look carefully through the
reverse voltage rating greater than the input voltage. The data sheet to find out what the actual capacitance is under
overvoltage protection feature in the high voltage regulator operating conditions (applied voltage and temperature).
will keep the switch off when VHVIN > 45V which allows A physically larger capacitor, or one with a higher voltage
the use of 45V rated Schottky even when VHVIN ranges rating, may be required. High performance tantalum or
up to 60V. Table 3 lists several Schottky diodes and their electrolytic capacitors can be used for the output capacitor.
manufacturers. Low ESR is important, so choose one that is intended for
Table 3. Diode Vendors use in switching regulators. The ESR should be specified
VR IAVE VF AT 1A VF AT 2A by the supplier, and should be 0.05Ω or less. Such a
PART NUMBER (V) (A) (MV) (MV) capacitor will be larger than a ceramic capacitor and will
On Semiconductor have a larger capacitance, because the capacitor must be
MBRM120E 20 1 530 595 large to achieve low ESR.
MBRM140 40 1 550
Diodes Inc.
B130 30 1 500 Ceramic Capacitors
B220 20 2 500
B230 30 2 500 Ceramic capacitors are small, robust and have very low
B360 60 3 500 550 ESR. However, ceramic capacitors can cause problems
DFLS240L 40 2 500 when used with the high voltage switching regulator
International Rectifier due to their piezoelectric nature. When in Burst Mode
10BQ030 30 1 420 470
20BQ030 30 2 470 operation, the LTC4090/LTC4090-5’s switching frequency
depends on the load current, and at very light loads the
High Voltage Regulator Output Capacitor Selection LTC4090/LTC4090-5 can excite the ceramic capacitor at
The high voltage regulator output capacitor has two es- audio frequencies, generating audible noise. Since the
sential functions. Along with the inductor, it filters the LTC4090/LTC4090-5 operate at a lower current limit during
square wave generated at the switch pin to produce the Burst Mode operation, the noise is typically very quiet to a
DC output. In this role it determines the output ripple, and casual ear. If this is unacceptable, use a high performance
low impedance at the switching frequency is important. tantalum or electrolytic capacitor at the output.
The second function is to store energy in order to satisfy
High Voltage Regulator Frequency Compensation
transient loads and stabilize the LTC4090/LTC4090-5’s
control loop. Ceramic capacitors have very low equiva- The LTC4090/LTC4090-5 high voltage regulator uses
lent series resistance (ESR) and provide the best ripple current mode control to regulate the output. This simpli-
performance. A good starting value is: fies loop compensation. In particular, the high voltage
4090fa

20
LTC4090/LTC4090-5
APPLICATIONS INFORMATION
regulator does not require the ESR of the output capacitor To enhance efficiency at light loads, the LTC4090/LTC4090-5
for stability, so you are free to use ceramic capacitors to can be operated in low ripple Burst Mode operation which
achieve low output ripple and small circuit size. Frequency keeps the output capacitor charged to the proper voltage
compensation is provided by the components tied to the while minimizing the input quiescent current. During Burst
VC pin, as shown in Figure 1. Generally a capacitor (CC) Mode operation, the LTC4090/LTC4090-5 deliver single
and a resistor (RC) in series to ground are used. In ad- cycle bursts of current to the output capacitor followed
dition, there may be a lower value capacitor in parallel. by sleep periods where the output power is delivered to
This capacitor (CF) is not part of the loop compensation the load by the output capacitor. Because the LTC4090/
but is used to filter noise at the switching frequency, and LTC4090-5 deliver power to output with single, low current
is required only if a phase-lead capacitor is used or if the pulses, the output ripple is kept below 15mV for a typical
output capacitor has high ESR. application. As the load current decreases towards a no
Loop compensation determines the stability and transient load condition, the percentage of time that the high volt-
performance. Designing the compensation network is a bit age regulator operates in sleep mode increases and the
complicated and the best values depend on the application average input current is greatly reduced resulting in high
and in particular the type of output capacitor. A practical efficiency even at very low loads. See Figure 6.
approach is to start with the front page schematic and tune At higher output loads (above 70mA for the front page
the compensation network to optimize performance. Stabil- application) the LTC4090/LTC4090-5 will be running at
ity should then be checked across all operating conditions, the frequency programmed by the RT resistor, and will be
including load current, input voltage and temperature. The operating in standard PWM mode. The transition between
LTC1375 datasheet contains a more thorough discussion PWM and low ripple Burst Mode operation is seamless,
of loop compensation and describes how to test the sta- and will not disturb the output voltage.
bility using a transient load. Figure 5 shows the transient If low quiescent current is not required, the LTC4090/
response when the load current is stepped from 500mA LTC4090-5 can operate in pulse-skip mode. The benefit
to 1500mA and back to 500mA. of this mode is that the LTC4090/LTC4090-5 will enter full
frequency standard PWM operation at a lower output load
Low Ripple Burst Mode Operation and Pulse-Skip
current than when in Burst Mode operation. The front page
Mode
application circuit will switch at full frequency at output
The LTC4090/LTC4090-5 are capable of operating in either loads higher than about 60mA.
low ripple Burst Mode operation or pulse-skip mode which
are selected using the SYNC pin. Tie the SYNC pin below VIN = 12V; FIGURE 12 SCHEMATIC
ILOAD = 10mA
VSYNC,L (typically 0.5V) for low ripple Burst Mode operation
IL
or above VSYNC,H (typically 0.8V) for pulse-skip mode. 0.5A/DIV

FIGURE 12 SCHEMATIC

HVOUT VSW
50mV/DIV 5V/DIV

VOUT
10mV/DIV
IL
1A/DIV

5μs/DIV 4090 F06

25μs/DIV 4090 F05


Figure 6. High Voltage Regulator Burst Mode Operation
Figure 5. Transient Load Response of the LTC4090 High Voltage
Regulator Front Page Application as the Load Current is Stepped
from 500mA to 1500mA.
4090fa

21
LTC4090/LTC4090-5
APPLICATIONS INFORMATION
Boost Pin Considerations lower than the external synchronization frequency to ensure
Capacitor C2 (see Block Diagram) and an internal diode adequate slope compensation. While synchronized, the
are used to generate a boost voltage that is higher than high voltage regulator will turn on the power switch on
the input voltage. In most cases, a 0.47μF capacitor will positive going edges of the clock. When the power good
work well. The BOOST pin must be at least 2.3V above (PG) output is low, such as during start-up, short-circuit,
the SW pin for proper operation. and overload conditions, the LTC4090/LTC4090-5 will dis-
able the synchronization feature. The SYNC pin should be
High Voltage Regulator Soft-Start grounded when synchronization is not required.
The HVEN pin can be used to soft-start the high voltage Alternate NTC Thermistors and Biasing
regulator of the LTC4090/LTC4090-5, reducing maximum
input current during start-up. The HVEN pin is driven The LTC4090/LTC4090-5 provide temperature qualified
through an external RC filter to create a voltage ramp at charging if a grounded thermistor and a bias resistor are
this pin. Figure 7 shows the start-up and shutdown wave- connected to NTC (see Figure 8). By using a bias resistor
forms with the soft-start circuit. By choosing a large RC whose value is equal to the room temperature resistance
time constant, the peak start-up current can be reduced of the thermistor (R25C) the upper and lower temperatures
are pre-programmed to approximately 50°C and 0°C,
to the current that is required to regulate the output, with
respectively (assuming a Vishay “Curve 2” thermistor).
no overshoot. Choose the value of the resistor so that it
can supply 20μA when the HVEN pin reaches 2.3V. The upper and lower temperature thresholds can be ad-
justed by either a modification of the bias resistor value
or by adding a second adjustment resistor to the circuit.
If only the bias resistor is adjusted, then either the upper
IL
RUN 1A/DIV or the lower threshold can be modified but not both. The
15k other trip point will be determined by the characteristics
HVEN VRUN/SS
of the thermistor. Using the bias resistor in addition to an
0.22μF
GND
2V/DIV adjustment resistor, both the upper and the lower tempera-
ture trip points can be independently programmed with
VOUT
2V/DIV
the constraint that the difference between the upper and
lower temperature thresholds cannot decrease. Examples
2ms/DIV 4090 F07 of each technique are given below.
Figure 7. To Soft-Start the High Voltage Regulator, Add a Resistor NTC thermistors have temperature characteristics which
and Capacitor to the HVEN Pin are indicated on resistance-temperature conversion tables.
The Vishay-Dale thermistor NTHS0603N02N1002J, used
Synchronization and Mode in the following examples, has a nominal value of 10k
The SYNC pin allows the high voltage regulator to be and follows the Vishay “Curve 2” resistance-temperature
synchronized to an external clock. characteristic. The LTC4090/LTC4090-5’s trip points are
designed to work with thermistors whose resistance-tem-
Synchronizing the LTC4090/LTC4090-5 internal oscilla- perature characteristics follow Vishay Dale’s “R-T Curve 2.”
tor to an external frequency can be done by connecting a The Vishay NTHS0603N02N1002J is an example of such
square wave (with 20% to 80% duty cycle) to the SYNC a thermistor. However, Vishay Dale has many thermistor
pin. The square wave amplitude should be such that the products that follow the “R-T Curve 2” characteristic in a
valleys are below 0.3V and the peaks are above 0.8V (up variety of sizes. Furthermore, any thermistor whose ratio
to 6V). The high voltage regulator may be synchronized of RCOLD to RHOT is about 7.0 will also work (Vishay Dale
over a 300kHz to 2MHz range. The RT resistor should be R-T Curve 2 shows a ratio of 2.815/0.409 = 6.89).
chosen such that the LTC4090/LTC4090-5 oscillate 25%
4090fa

22
LTC4090/LTC4090-5
APPLICATIONS INFORMATION
In the explanation below, the following notation is used. Solving these equations for RNTC|COLD and RNTC|HOT results
in the following:
R25C = Value of the Thermistor at 25°C
RNTC|COLD = Value of Thermistor at the Cold Trip Point RNTC|HOT = 0.409 • RNOM
and
RNTC|HOT = Value of the Thermistor at the Hot Trip Point
RNTC|COLD = 2.815 • RNOM
rcold = Ratio of RNTC|COLD to R25C
By setting RNOM equal to R25C, the above equations result
rHOT= Ratio of RNTC|HOT to R25C
in rHOT = 0.409 and rCOLD = 2.815. Referencing these ratios
RNOM = Primary Thermistor Bias Resistor (see Figure 8) to the Vishay Resistance-Temperature Curve 2 chart gives
R1 = Optional Temperature Range Adjustment resistor a hot trip point of about 50°C and a cold trip point of about
(see Figure 9) 0°C. The difference between the hot and cold trip points
is approximately 50°C.
The trip points for the LTC4090/LTC4090-5’s tempera-
ture qualification are internally programmed at 0.29 • By using a bias resistor, RNOM, different in value from
VNTC for the hot threshold and 0.74 • VNTC for the cold R25C, the hot and cold trip points can be moved in either
threshold. direction. The temperature span will change somewhat due
to the non-linear behavior of the thermistor. The following
Therefore, the hot trip point is set when: equations can be used to easily calculate a new value for
RNTCHOT
|
the bias resistor:
• VNTC = 0.29 • VNTC
RNOM + RNTCHOT rHOT
| RNOM = •R
0.409 25C
and the cold trip point is set when: r
RNOM = COLD • R25C
RNTC|COLD 2.815
• VNTC = 0.74 • VNTC
RNOM + RNTC|COLD

VNTC NTC BLCOK VNTC NTC BLCOK


6 6

0.738 • VNTC 0.738 • VNTC


RNOM RNOM
10k
– 13.2k

NTC TOO_COLD NTC TOO_COLD
5 + 5 +

RNTC R1
10k – 1.97k –
TOO_HOT TOO_HOT
0.29 • VNTC 0.29 • VNTC
+ RNTC +
10k

+ +
NTC_ENABLE NTC_ENABLE
0.1V – 0.1V –

4090 F08 4090 F09

Figure 8. Typical NTC Thermistor Circuit Figure 9. NTC Thermistor Circuit with Additional Bias Resistor
4090fa

23
LTC4090/LTC4090-5
APPLICATIONS INFORMATION
where rHOT and rCOLD are the resistance ratios at the de- In general, if the LTC4090/LTC4090-5 is being powered from
sired hot and cold trip points. Note that these equations IN the power dissipation can be calculated as follows:
are linked. Therefore, only one of the two trip points can
PD = (VIN – VBAT) • IBAT + (VIN – VOUT) • IOUT
be chosen, the other is determined by the default ratios
designed in the IC. Consider an example where a 40°C where PD is the power dissipated, IBAT is the battery
hot trip point is desired. charge current, and IOUT is the application load current.
For a typical application, an example of this calculation
From the Vishay Curve 2 R-T characteristics, rHOT is 0.5758 would be:
at 40°C. Using the above equation, RNOM should be set
to 14.0k. With this value of RNOM, the cold trip point is PD = (5V – 3.7V) • 0.4A + (5V – 4.75V) • 0.1A
about -7°C. Notice that the span is now 47°C rather than = 545mW
the previous 50°C. This is due to the increase in “tem- This examples assumes VIN = 5V, VOUT = 4.75V, VBAT =
perature gain” of the thermistor as absolute temperature 3.7V, IBAT = 400mA, and IOUT = 100mA resulting in slightly
decreases. more than 0.5W total dissipation.
The upper and lower temperature trip points can be inde- If the LTC4090 is being powered from HVIN, the power
pendently programmed by using an additional bias resistor dissipation can be estimated by calculating the regulator
as shown in Figure 9. The following formulas can be used power loss from an efficiency measurement, and subtract-
to compute the values of RNOM and R1: ing the catch diode loss.
rCOLD – rHOT
RNOM = • R25C PD = (1− η) • ⎡⎣ VHVOUT •(IBAT + IOUT )⎤⎦
2.815
⎛ V ⎞
R1= 0.409 • RNOM – rHOT • R25C − VD • ⎜ 1− HVOUT ⎟ • (IBAT + IOUT ) + 0.3V • IBAT )
⎝ VHVIN ⎠
For example, to set the trip points to -5°C and 55°C with
a Vishay Curve 2 thermistor choose where η is the efficiency of the high voltage regulator and
VD is the forward voltage of the catch diode at I = IBAT
3.532 – 0.3467
RNOM = • 10k = 13.2k + IOUT. The first term corresponds to the power lost in
2.815 – 0.409 converting VHVIN to VHVOUT, the second term subtracts
the nearest 1% value is 13.3k. the catch diode loss, and the third term is the power dis-
sipated in the battery charger. For a typical application,
R1 = 0.409 • 13.3k – 0.3467 • 10k = 1.97k an example of this calculation would be:
the nearest 1% value is 1.96k. The final solution is shown PD = (1− 0.87) • [ 4V •(1A + 0.6 A)]
in Figure 9 and results in an upper trip point of 55°C and
⎛ 4V ⎞
a lower trip point of -5°C. −0.4V • ⎜ 1− • (1A + 0.6 A ) + 0.3V • 1A = 0.7 W
⎝ 12V ⎟⎠
Power Dissipation and High Temperature
Considerations This example assumes 87% efficiency, VHVIN = 12V, VBAT
= 3.7V (VHVOUT is about 4V), IBAT = 1A, IOUT = 600mA
The die temperature of the LTC4090/LTC4090-5 must be resulting in about 0.7W total dissipation. If the LTC4090-5
lower than the maximum rating of 110°C. This is generally is being powered from HVIN, the power dissipation can
not a concern unless the ambient temperature is above be estimated by calculating the regulator power loss from
85°C. The total power dissipated inside the LTC4090/ an efficiency measurement, and subtracting the catch
LTC4090-5 depend on many factors, including input voltage diode loss.
(IN or HVIN), battery voltage, programmed charge current,
programmed input current limit, and load current.
4090fa

24
LTC4090/LTC4090-5
APPLICATIONS INFORMATION
⎛ 5V ⎞
thermal resistance from die (i.e., junction) to ambient can
( )( (
PD = 1 – η • 5V • IBAT + IOUT )) – VD • ⎜ 1 –
⎝ VHVIN ⎠
⎟• be reduced to θJA = 40°C/W.

(IBAT + IOUT ) + (5V – VBAT ) • IBAT Board Layout Considerations


The difference between this equation and that for the As discussed in the previous section, it is critical that
LTC4090 is the last term, which represents the power the exposed metal pad on the backside of the LTC4090/
dissipation in the battery charger. For a typical application, LTC4090-5 package be soldered to the PC board ground.
an example of this calculation would be: Furthermore, proper operation and minimum EMI requires
a careful printed circuit board (PCB) layout. Note that large,
⎛ 5V ⎞
( )( ( ))
PD = 1 – 0.87 • 5V • 1A + 0.6 A – 0.4V • ⎜ 1 –
⎝ 12V ⎟⎠
• switched currents flow in the power switch (between the
HVIN and SW pins), the catch diode and the HVIN input
(1A + 0.6A ) + (5V – 3.7V ) • 1A = 1.97W capacitor. These components, along with the inductor and
output capacitor, should be placed on the same side of
Like the LTC4090 example, this examples assumes 87% the circuit board, and their connections should be made
efficiency, VHVIN = 12V, VBAT = 3.7V, IBAT = 1A and IOUT = on that layer. Place a local, unbroken ground plane below
600mA resulting in about 2W total power dissipation. these components. The loop formed by these components
It is important to solder the exposed backside of the pack- should be as small as possible.
age to a ground plane. This ground should be tied to other Additionally, the SW and BOOST nodes should be kept
copper layers below with thermal vias; these layers will as small as possible. Figure 10 shows the recommended
spread the heat dissipated by the LTC4090/LTC4090-5. component placement with trace and via locations.
Additional vias should be placed near the catch diode.
High frequency currents, such as the high voltage input
Adding more copper to the top and bottom layers and
current of the LTC4090/LTC4090-5, tend to find their way
tying this copper to the internal planes with vias can
along the ground plane on a mirror path directly beneath
reduce thermal resistance further. With these steps, the
the incident path on the top of the board. If there are slits or
cuts in the ground plane due to other traces on that layer,
the current will be forced to go around the slits. If high
frequency currents are not allowed to flow back through
C1 AND D1 their natural least-area path, excessive voltage will build
GND PADS
SIDE-BY-SIDE up and radiated emissions will occur. See Figure 11.
AND SEPERATED
WITH C3 GND PAD

MINIMIZE D1, L1,


C3, U1, SW PIN LOOP

U1 THERMAL PAD
SOLDERED TO PCB. 4090 F11

VIAS CONNECTED TO ALL


GND PLANES WITHOUT MINIMIZE TRACE LENGTH
THERMAL RELIEF
4090 F10
Figure 11. Ground Currents Follow Their Incident Path at High
Speed. Slices in the Ground Plane Cause High Voltage and Increased
Figure 10. Suggested Board Layout Emissions.

4090fa

25
LTC4090/LTC4090-5
APPLICATIONS INFORMATION
IN and HVIN Bypass Capacitor Battery Charger Stability Considerations
Many types of capacitors can be used for input bypassing; The constant-voltage mode feedback loop is stable without
however, caution must be exercised when using multilayer any compensation when a battery is connected with low
ceramic capacitors. Because of the self-resonant and high impedance leads. Excessive lead length, however, may add
Q characteristics of some types of ceramic capacitors, enough series inductance to require a bypass capacitor
high voltage transients can be generated under some of at least 1μF from BAT to GND. Furthermore, a 4.7μF
start-up conditions, such as from connecting the charger capacitor with a 0.2Ω to 1Ω series resistor to GND is
input to a hot power source. For more information, refer recommended at the BAT pin to keep ripple voltage low
to Application Note 88. when the battery is disconnected.

TYPICAL APPLICATIONS
L1
HIGH 0.47μF
6.8μH
(6V TO 36V) 16V
HVIN BOOST SW
VOLTAGE C1 C3
INPUT 1μF D1 22μF
50V HVEN 6.3V
1206 1206
USB IN
4.7μF 680Ω
6.3V HPWR LTC4090 HVOUT
59k
1%
VC
270pF
SUSP
0.1μF HVPR Q1
1k
TIMER
2.1k OUT LOAD
1%
CLPROG 4.7μF
71.5k 6.3V
GATE Q2
1%
PROG
40.2k
1% BAT
RT

VNTC + Li-Ion
PG 10k BATTERY
1%
SYNC NTC

T 10k

D: DIODES INC. B360A 680Ω


L: SUMIDA CDR6D28MN-GR5 CHRG 4090 F12
Q1, Q2: SILICONIX Si2333DS

Figure 12. 800kHz Switching Frequency


L
0.47μF 10μH L
0.47μF 2.2μH
BOOST SW
HIGH (6V TO 36V)
HVIN 4.7μF HIGH (6V TO 16V) BOOST SW
TRANSIENT TO 60V* HVIN
1μF VOLTAGE INPUT 22μF
HVOUT 1μF
HVOUT
USB IN HVPR Q1
LTC4090 USB IN HVPR Q1
4.7μF LTC4090
1k 4.7μF
1k
VC OUT LOAD
4.7μF VC OUT LOAD
RT BAT
RT BAT 4.7μF
TIMER CLPROG GND PROG
35k 88.7k TIMER CLPROG GND PROG
+ 30k 11.5k
330pF 0.1μF 2.1k 71.5k Li-Ion BATTERY 2.1k 71.5k
+
330pF 0.1μF Li-Ion BATTERY

L: SUMIDA CDRH8D28/HP-100
* USE SCHOTTKY DIODE RATED AT VR > 45V L: SUMIDA CDRH4D22/HP-2R2
4090 TAO3 4090 TAO4

Figure 13. 400kHz Switching Frequency Figure 14. 2MHz Switching Frequency
4090fa

26
LTC4090/LTC4090-5
PACKAGE DESCRIPTION
DJC Package
22-Lead Plastic DFN (6mm × 3mm)
(Reference LTC DWG # 05-08-1714)

0.889

0.70 ±0.05

R = 0.10
3.60 ±0.05 1.65 ±0.05 0.889
2.20 ±0.05 (2 SIDES)

PACKAGE
OUTLINE

0.25 ± 0.05
0.50 BSC
5.35 ± 0.05
(2 SIDES)
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
NOTE:
1. DIMENSIONS ARE IN MILLIMETERS
2. APPLY SOLDER MASK TO AREAS THAT
ARE NOT SOLDERED
3. DRAWING IS NOT TO SCALE

R = 0.115
6.00 ±0.10 0.889 TYP 0.40 ± 0.05
(2 SIDES)
12 22
R = 0.10
TYP

3.00 ±0.10 1.65 ± 0.10 0.889


(2 SIDES) (2 SIDES)
PIN 1
TOP MARK
(NOTE 6) PIN #1 NOTCH
R0.30 TYP OR
11 1 0.25mm × 45°
0.200 REF 0.75 ±0.05 0.25 ± 0.05
CHAMFER
0.50 BSC
5.35 ± 0.10
(DJC) DFN 0605
(2 SIDES)
0.00 – 0.05
BOTTOM VIEW—EXPOSED PAD

NOTE:
1. DRAWING PROPOSED TO BE MADE VARIATION OF VERSION (WXXX)
IN JEDEC PACKAGE OUTLINE M0-229
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
ON TOP AND BOTTOM OF PACKAGE

4090fa

27
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representa-
tion that the interconnection of its circuits as described herein will not infringe on existing patent rights.
LTC4090/LTC4090-5
RELATED PARTS
PART NUMBER DESCRIPTION COMMENTS
Battery Chargers
LTC1733 Monolithic Lithium-Ion Linear Battery Standalone Charger with Programmable Timer, Up to 1.5A Charge Current
Charger
LTC1734 Lithium-Ion Linear Battery Charger in Simple ThinSOT Charger, No Blocking Diode, No Sense Resistor Needed
ThinSOTTM
LTC4002 Switch Mode Lithium-Ion Battery Standalone, 4.7V ≤ VIN ≤ 24V, 500kHz Frequency, 3 Hour Charge Termination
Charger
LTC4053 USB Compatible Monolithic Li-Ion Standalone Charger with Programmable Timer, Up to 1.25A Charge Current
Battery Charger
LTC4054 Standalone Linear Li-Ion Battery Thermal Regulation Prevents Overheating, C/10 Termination, C/10 Indicator, Up to 800mA
Charger with Integrated Pass Transistor Charge Current
in ThinSOT
LTC4057 Lithium-Ion Linear Battery Charger Up to 800mA Charge Current, Thermal Regulation, ThinSOT Package
LTC4058 Standalone 950mA Lithium-Ion Charger C/10 Charge Termination, Battery Kelvin Sensing, ±7% Charge Accuracy
in DFN
LTC4059 900mA Linear Lithium-Ion Battery 2mm 2mm DFN Package, Thermal Regulation, Charge Current Monitor Output
Charger
LTC4065/LTC4065A Standalone Li-Ion Battery Chargers 4.2V, ±0.6% Float Voltage, Up to 750mA Charge Current, 2mm 2mm DFN,
in 2mm 2mm DFN “A” Version has ACPR Function.
LTC4095 Standalone USB Lithium-Ion/Polymer 950mA Charge Current, Timer Termination + C/10 Detection Output, 4.2V, 0.6% Accurate
Battery Charger in in 2mm 2mm DFN Float Voltage, 4 ⎯C⎯H⎯R⎯G Pin Indicator States
Power Management
LTC3406/LTC3406A 600mA (IOUT), 1.5MHz, Synchronous 95% Efficiency, VIN = 2.5V to 5.5V, VOUT = 0.6V, IQ = 20μA, ISD < 1μA, ThinSOT Package
Step-Down DC/DC Converter
LTC3411 1.25A (IOUT), 4MHz, Synchronous 95% Efficiency, VIN = 2.5V to 5.5V, VOUT = 0.8V, IQ = 60μA, ISD < 1μA, MS10 Package
Step-Down DC/DC Converter
LTC3440 600mA (IOUT), 2MHz, Synchronous 95% Efficiency, VIN = 2.5V to 5.5V, VOUT = 2.5V, IQ = 25μA, ISD < 1μA, MS Package
Buck-Boost DC/DC Converter
LTC3455 Dual DC/DC Converter with USB Power Seamless Transition Between Power Sources: USB, Wall Adapter and Battery; 95%
Manager and Li-Ion Battery Charger Efficient DC/DC Conversion
LT3493 1.2A, 750kHz Step-Down Switching 88% Efficiency, VIN = 3.6V to 36V (40V Maximum), VOUT = 0.8V, ISD < 2μA, 2mm 3mm
Regulator DFN Package
LTC4055 USB Power Controller and Battery Charges Single Cell Li-Ion Batteries Directly from a USB Port, Thermal Regulation,
Charger 200m Ideal Diode, 4mm 4mm QFN16 Package
LTC4066 USB Power Controller and Li-Ion Battery Charges Single Cell Li-Ion Batteries Directly from a USB Port, Thermal Regulation, 50m
Charger with Low-Loss Ideal Diode Ideal Diode, 4mm 4mm QFN24 Package
LTC4067 USB Power Controller with OVP, Ideal 13V Overvoltage Transient Protection, Thermal Regulation, 200mΩ Ideal Diode with
Diode and Li-Ion Battery Charger <50mΩ Option, 4mm × 3mm DFN-14 Package
LTC4085 USB Power Manager with Ideal Diode Charges Single Cell Li-Ion Batteries Directly from a USB Port, Thermal Regulation,
Controller and Li-Ion Charger 200mΩ Ideal Diode with <50mΩ Option, 4mm 3mm DFN14 Package
LTC4089/ USB Power Manager with Ideal Diode High Efficiency 1.2A Charger from 6V to 36V (40V Max) Input Charges Single-Cell Li-Ion
LTC4089-5 Controller and High Efficiency Li-Ion Batteries Directly from a USB Port, Thermal Regulation, 200mΩ Ideal Diode with <50mΩ
Battery Charger Option, Bat-Track Adaptive Output Control (LTC4089), Fixed 5V Output (LTC4089-5),
6mm × 3mm DFN-22 Package
LTC4411/LTC4412 Low Loss PowerPath Controller in Automatic Switching Between DC Sources, Load Sharing, Replaces ORing Diode
ThinSOT
LTC4412HV High Voltage Power Path Controllers in VIN = 3V to 36V, More Efficient than Diode ORing, Automatic Switching Between DC
ThinSOT Sources, Simplified Load Sharing, ThinSOT Package.
ThinSOT is a trademark of Linear Technology Corporation.

4090fa

LT 0208 REV A • PRINTED IN USA

28 Linear Technology Corporation


1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900 ● FAX: (408) 434-0507 ● www.linear.com © LINEAR TECHNOLOGY CORPORATION 2007

You might also like