Espressif Systems 5 26 2022 ESP8684 Datasheet V0 4-2947316
Espressif Systems 5 26 2022 ESP8684 Datasheet V0 4-2947316
Datasheet
Y
AR
UltraLowPower SoC with RISCV SingleCore CPU
Supporting IEEE 802.11b/g/n (2.4 GHz WiFi) and Bluetooth 5 (LE)
Including:
ESP8684H1
ESP8684H2
ESP8684H4
IN
IM
EL
PR
Pre-release v0.4
Espressif Systems
Copyright © 2022
www.espressif.com
Product Overview
ESP8684 series of SoCs is an ultra-low-power and highly-integrated MCU-based SoC solution that supports 2.4
GHz Wi-Fi and Bluetooth® Low Energy (Bluetooth LE). The block diagram of ESP8684 series is shown
below.
Y
Espressif’s ESP8684 Wi-Fi + Bluetooth® Low Energy SoC
AR
32-bit Wi-Fi
Wi-Fi MAC
Microprocessor Baseband
RF Synthesizer
Transmitter
2.4 GHz
Bluetooth LE Link
Cache SRAM Controller
Bluetooth LE
JTAG ROM Baseband
Peripherals RTC
SPI2
SiP Flash
Temperature Sensor
GDMA IN
UART
DIG ADC
Controller
Secure
Security
ECC
SHA
Boot
eFuse
Brownout
IM
Main System Watchdog Timer
Controller Flash Encryption
All modes
Solution Highlights
• A complete WiFi subsystem that complies • Storage capacity ensured by 272 KB of SRAM
with IEEE 802.11b/g/n protocol and supports (16 KB for cache) and 576 KB of ROM on the
PR
Y
• 1T1R mode with data rate up to 72.2 Mbps
• SiP flash (see details in Chapter 1 ESP8684
• Wi-Fi Multimedia (WMM) Series Comparison)
• TX/RX A-MPDU, TX/RX A-MSDU • Access to flash accelerated by cache
AR
• Immediate Block ACK • Supports flash in-Circuit Programming (ICP)
• Fragmentation and defragmentation
– 2 × UART
– 1 × I2C Master
mode, the SoftAP channel will change along with – LED PWM controller, with up to 6 channels
IM
the Station channel
– General DMA controller (GDMA), with 1
• Antenna diversity transmit channel and 1 receive channel
• Supports external power amplifier • Analog interfaces:
– 1 × temperature sensor
• Bluetooth LE: Bluetooth 5
• Timers:
• High power mode�20 dBm�
– 1 × 54-bit general-purpose timer
• Speed: 125 kbps, 500 kbps, 1 Mbps, 2 Mbps
– 2 × watchdog timers
• Advertising extensions
– 1 × 52-bit system timer
PR
Security
CPU and Memory
• Secure boot
• 32-bit RISC-V single-core processor, up to 120
MHz • Flash encryption
Y
• Smart Home • Health Care
AR
– Smart plug • Smart Agriculture
• Consumer Electronics
– Service robot
– Logger toys and proximity sensing toys • Generic Low-power IoT Data Loggers
IM
EL
PR
Contents
Product Overview 1
Solution Highlights 1
Features 2
Applications 3
Y
1 ESP8684 Series Comparison 8
1.1 ESP8684 Series Nomenclature 8
AR
1.2 Comparison 8
2 Pin Definition 9
2.1 Pin Layout 9
2.2 Pin Description 9
2.3 Power Scheme 10
2.4 Strapping Pins 12
3
3.1
Functional Description
Radio and Wi-Fi
3.1.1
3.1.2
2.4 GHz Receiver
2.4 GHz Transmitter
IN 14
14
14
14
3.1.3 Clock Generator 14
IM
3.1.4 Wi-Fi Radio and Baseband 15
3.1.5 Wi-Fi MAC 15
3.1.6 Networking Features 15
3.2 Bluetooth LE 15
3.2.1 Bluetooth LE Radio and PHY 16
3.2.2 Bluetooth LE Link Layer Controller 16
EL
Y
3.10 Physical Security Features 22
3.11 Peripheral Pin Configurations 23
4 Electrical Characteristics 24
AR
4.1 Absolute Maximum Ratings 24
4.2 Recommended Operating Conditions 24
4.3 DC Characteristics (3.3 V, 25 °C) 24
4.4 ADC Characteristics 25
4.5 Current Consumption 25
4.6 Wi-Fi Radio 26
4.6.1 Wi-Fi RF Transmitter (TX) Specifications 26
4.7
4.6.2
Bluetooth LE Radio
4.7.1
4.7.2
IN
Wi-Fi RF Receiver (RX) Specifications
5 Package Information 32
IM
Revision History 33
List of Tables
1 ESP8684 Series Member Comparison 8
2 Pin Description 9
3 Description of ESP8684 Series Power-up and Reset Timing Parameters 12
4 Strapping Pins 12
5 Parameter Descriptions of Setup and Hold Times for the Strapping Pins 13
Y
6 IO MUX Pin Functions 19
7 Peripheral Pin Configurations 23
8 Absolute Maximum Ratings 24
AR
9 Recommended Operating Conditions 24
10 DC Characteristics (3.3 V, 25 °C) 24
11 ADC Characteristics 25
12 Current Consumption Depending on RF Modes 25
13 Current Consumption Depending on Work Modes (except Modem-sleep) 26
14 Current Consumption in Modem-sleep Mode 26
15 Wi-Fi Frequency 26
16 TX Power with Spectral Mask and EVM Meeting 802.11 Standards 26
17
18
19
20
TX EVM Test
RX Sensitivity
Maximum RX Level
RX Adjacent Channel Rejection
IN 27
27
27
27
21 Bluetooth LE Frequency 28
IM
22 Transmitter Characteristics - Bluetooth LE 1 Mbps 28
23 Transmitter Characteristics - Bluetooth LE 2 Mbps 28
24 Transmitter Characteristics - Bluetooth LE 125 Kbps 29
25 Transmitter Characteristics - Bluetooth LE 500 Kbps 29
26 Receiver Characteristics - Bluetooth LE 1 Mbps 29
27 Receiver Characteristics - Bluetooth LE 2 Mbps 30
EL
List of Figures
1 Block diagram of ESP8684 1
2 ESP8684 Series Nomenclature 8
3 ESP8684 Pin Layout (Top View) 9
4 ESP8684 Series Power Scheme 11
5 ESP8684 Series Power-up and Reset Timing 11
Y
6 Setup and Hold Times for the Strapping Pins 13
7 Address Mapping Structure 17
8 QFN56 (7×7 mm) Package 32
AR
IN
IM
EL
PR
ESP8684 H x
Y
AR
Flash
Flash temperature
H: High temperature
IN Chip series
2 Pin Definition
22 XTAL_N
23 XTAL_P
19 U0RXD
20 U0TXD
24 VDDA
21 VDDA
Y
ANT 1 18 GPIO18
AR
VDDA3P3 2 17 VDD3P3_CPU
VDDA3P3 3 16 GPIO10
GPIO0 4 15 GPIO9
ESP8684
GPIO1
GPIO2
5
6
IN MTDI 10
25 GND
VDD3P3_RTC 11
MTCK 12
14 GPIO8
13 MTDO
7
9
IM
CHIP_EN
GPIO3
MTMS
Y
VDD3P3_CPU 17 PD — Input power supply for digital IO
GPIO18 18 I/O/T VDD3P3_CPU GPIO18
U0RXD 19 I/O/T VDD3P3_CPU U0RXD, GPIO19
AR
U0TXD 20 I/O/T VDD3P3_CPU U0TXD, GPIO20
VDDA 21 PA — Analog power supply
XTAL_N 22 — — External crystal output
XTAL_P 23 — — External crystal input
VDDA 24 PA — Analog power supply
GND 25 G — Ground
1
PA : analog power supply; PD : power supply for digital IO; I: input; O: output; T: high impedance.
2
3
IN
Pin functions in bold font are the default pin functions.
The pin function in this table refers only to some fixed settings and do not cover all cases for signals
that can be input and output through the GPIO matrix.
• VDD3P3_CPU
• VDD3P3_RTC
VDD3P3_CPU is the input power supply for digital IO and digital system.
EL
VDD3P3_RTC is the input power supply for RTC, RTC IO, and digital system.
Y
AR
IN
IM
Figure 4: ESP8684 Series Power Scheme
Notes on CHIP_EN:
Figure 5 shows the power-up and reset timing of ESP8684 series. Details about the parameters are listed in
Table 3.
EL
t0 t1
2.8 V
VDDA,
VDDA3P3,
VDD3P3_RTC,
VDD3P3_CPU
PR
VIL_nRST
CHIP_EN
Min
Parameter Description (µs)
Time between bringing up the VDDA, VDDA3P3, VDD3P3_RTC, and
t0 50
VDD3P3_CPU rails, and activating CHIP_EN
Duration of CHIP_EN signal level < VIL_nRST (refer to its value in
t1 50
Y
Table 10) to reset the chip
AR
ESP8684 series has two strapping pins:
• GPIO8
• GPIO9
Software can read the values of GPIO8 and GPIO9 from GPIO_STRAPPING field in GPIO_STRAP_REG
register.
IN
During the chip’s power-on reset, RTC watchdog reset, and brownout reset, the latches of the strapping pins
sample the voltage level as strapping bits of ”0” or ”1”, and hold these bits until the chip is powered down or shut
down.
By default, GPIO9 is connected to the internal weak pull-up resistor. If GPIO9 is not connected or connected to
an external high-impedance circuit, the latched bit value will be ”1”
IM
To change the strapping bit values, you can apply the external pull-down/pull-up resistances, or use the host
MCU’s GPIOs to control the voltage level of these pins when powering on ESP8684.
Booting Mode 1
Pin Default SPI Boot Download Boot
GPIO8 N/A Don’t care 1
Internal weak
GPIO9 1 0
pull-up
PR
Figure 6 shows the setup and hold times for the strapping pins before and after the CHIP_EN signal goes high.
Details about the parameters are listed in Table 5.
t0 t1
Y
VIL_nRST
CHIP_EN
AR
VIH
Strapping pin
Parameter
t0
Description
IN
Table 5: Parameter Descriptions of Setup and Hold Times for the Strapping Pins
3 Functional Description
This chapter describes the functions of ESP8684.
Y
• 2.4 GHz receiver
AR
• bias and regulators
• clock generator
IN
the digital domain with two high-resolution, high-speed ADCs. To adapt to varying signal channel conditions,
ESP8684 series integrates RF filters, Automatic Gain Control (AGC), DC offset cancelation circuits, and
baseband filters.
Additional calibrations are integrated to cancel any radio imperfections, such as:
• carrier leakage
EL
• baseband nonlinearities
• RF nonlinearities
• antenna matching
These built-in calibration routines reduce the cost, time, and specialized equipment required for product
PR
testing.
The clock generator has built-in calibration and self-test circuits. Quadrature clock phases and phase noise are
optimized on chip with patented calibration algorithms which ensure the best performance of the receiver and the
transmitter.
• 802.11b/g/n
Y
• data rate up to 72.2 Mbps
AR
• antenna diversity
ESP8684 series supports antenna diversity with an external RF switch. This switch is controlled by one or
more GPIOs, and used to select the best antenna to minimize the effects of channel imperfections.
IN
STA and SoftAP operations under the Distributed Control Function (DCF). Power management is handled
automatically with minimal host interaction to minimize the active duty period.
The ESP8684 series Wi-Fi MAC applies the following low-level protocol functions automatically:
Espressif provides libraries for TCP/IP networking and other networking protocols over Wi-Fi. TLS 1.0, 1.1 and
1.2 is also supported.
3.2 Bluetooth LE
ESP8684 series includes a Bluetooth Low Energy subsystem that integrates a hardware link layer controller, an
RF/modem block and a feature-rich software protocol stack. It supports the core features of Bluetooth 5.
• 1 Mbps PHY
• coded PHY for longer range (125 Kbps and 500 Kbps)
Y
• listen before talk (LBT), implemented in hardware
AR
Bluetooth Low Energy Link Layer Controller in ESP8684 series supports:
• LE advertising extensions, to enhance broadcasting capacity and broadcast more intelligent data
• LE Ping
ESP8684 series has a low-power 32-bit RISC-V single-core microprocessor with the following features:
• RV32IMC ISA
• up to 2 hardware breakpoints/watchpoints
• 272 KB of onchip SRAM: for data and instructions. Of the 272 KB SRAM, 16 KB is configured for cache.
• 1 Kbit of eFuse: 256 bits are reserved for your data, such as encryption key and device ID.
Y
• SiP flash : See details in Chapter 1 ESP8684 Series Comparison.
AR
IN
IM
EL
Note:
The memory space with gray background is not available for use.
3.3.4 Cache
ESP8684 series has an four-way set associative cache. This cache is read-only and has the following
features:
• size: 16 KB
Y
• external main crystal clock
• PLL clock
AR
The application can select the clock source from the three clocks above. The selected clock source drives the
CPU clock directly, or after division, depending on the application. Once the CPU is reset, the default clock
source would be the external main crystal clock divided by 2.
Note:
ESP8684 is unable to operate without an external main crystal clock.
• internal fast RC oscillator divided clock (derived from the fast RC oscillator divided by 256)
The RTC fast clock is used for RTC peripherals and sensor controllers. It has two possible sources:
• internal fast RC oscillator clock (typically about 17.5 MHz, and adjustable)
EL
All GPIOs have selectable internal pull-up or pull-down, or can be set to high impedance. When these GPIOs are
configured as an input, the input value can be read by software through the register. Input GPIOs can also be set
to generate edge-triggered or level-triggered CPU interrupts. All digital IO pins are bi-directional, non-inverting
and tristate, including input and output buffers with tristate control. These pins can be multiplexed with other
functions, such as the UART, SPI, etc. For low-power operations, the GPIOs can be set to holding state.
The IO MUX and the GPIO matrix are used to route signals from peripherals to GPIO pins. Together they provide
highly configurable I/O. Using GPIO Matrix, peripheral input signals can be configured from any IO pins while
peripheral output signals can be configured to any IO pins. Table 6 shows the IO MUX functions of each
pin.
Y
MTMS 9 MTMS GPIO4 FSPIHD 1 R
MTDI 10 MTDI GPIO5 FSPIWP 1 R
MTCK 12 MTCK GPIO6 FSPICLK 1* —
MTDO 13 MTDO GPIO7 FSPID 1 —
AR
GPIO8 14 GPIO8 GPIO8 — 1 —
GPIO9 15 GPIO9 GPIO9 — 3 —
GPIO10 16 GPIO10 GPIO10 FSPICS0 1 —
GPIO18 18 GPIO18 GPIO18 — 0 —
U0RXD 19 U0RXD GPIO19 — 3 —
U0TXD 20 U0TXD GPIO20 — 4 —
Reset
We recommend pulling high or low GPIO pins in high impedance state to avoid unnecessary power
consumption. You may add pull-up and pull-down resistors in your PCB design referring to Table 10, or enable
internal pull-up and pull-down resistors during software initialization.
Notes
PR
In SPI memory mode, SPI0 and SPI1 interface with SiP flash. Data is transferred in bytes. Up to four-line
STR reads and writes are supported. The clock frequency is configurable to a maximum of 60 MHz in STR
mode.
When SPI2 acts as a general-purpose SPI, it can operate in master and slave modes. SPI2 supports
two-line full-duplex communication and single-/two-/four-line half-duplex communication in both master
and slave modes. The host’s clock frequency of SPI2 is configurable. Data is transferred in bytes. The
clock polarity (CPOL) and phase (CPHA) are also configurable. The SPI2 interface can connect to GDMA.
Y
In master or slave mode, the clock frequency is 40 MHz at most, and the four modes of SPI transfer format
are supported.
AR
ESP8684 series has two UART interfaces, i.e. UART0 and UART1, which support IrDA and asynchronous
communication (RS232 and RS485) at a speed of up to 2.5 Mbps. The UART controller provides hardware flow
control (CTS and RTS signals) and software flow control (XON and XOFF).
You can configure instruction registers to control the I2C interface for more flexibility.
• Six identical, independent PWM generators (i.e. channels) that generate digital waveforms
• Automatic duty cycle fading - gradual increase/decrease of PWM duty cycle, which is useful for the LED
RGB color-gradient generator.
The GDMA controller controls data transfer using linked lists. It allows peripheral-to-memory and
memory-to-memory data transfer at a high speed. All channels can access internal RAM.
Peripherals on ESP8684 series with DMA feature are SPI2 and SHA.
Y
ESP8684 series integrates a 12-bit SAR ADC, which supports measurements on 5 channels.
AR
3.6.2 Temperature Sensor
The temperature sensor generates a voltage that varies with temperature. The voltage is internally converted via
an ADC into a digital value.
The temperature sensor has a range of –40 °C to 125 °C. It is designed primarily to sense the temperature
changes inside the chip. The temperature value depends on factors like microcontroller clock frequency or I/O
load. Generally, the chip’s internal temperature is higher than the operating ambient temperature.
3.7 Timers
3.7.1 General Purpose Timer
IN
ESP8684 series is embedded with a 54-bit general-purpose timer, which is based on a 16-bit prescaler and a
IM
54-bit auto-reload-capable up/down-timer.
During the flash boot process, RWDT and MWDT are enabled automatically in order to detect and recover from
Y
booting errors.
• four stages, each with a programmable timeout value. Each stage can be configured, enabled and
AR
disabled separately
• interrupt, CPU reset, or core reset for MWDT upon expiry of each stage; interrupt, CPU reset, core reset, or
system reset for RWDT upon expiry of each stage
• write protection, to prevent RWDT and MWDT configuration from being altered inadvertently
• Active mode: CPU and chip radio are powered on. The chip can receive, transmit, or listen.
• Modem-sleep mode: The CPU is operational and the clock speed can be reduced. Wireless base band,
and radio are disabled, but wireless connection can remain active.
EL
• Light-sleep mode: The CPU is paused. Any wake-up events (MAC, host, RTC timer, or external interrupts)
will wake up the chip. Wireless connection can remain active.
• Deep-sleep mode: CPU and most peripherals are powered down. Only the PMU in RTC power
management unit is powered on. For more details, please refer to Figure 1.
For power consumption in different power modes, please refer to Table 13.
PR
• ECC
• Secure boot feature uses a hardware root of trust to ensure only signed firmware can be booted.
Y
ADC ADC1_CH0 GPIO0 One 12-bit SAR ADC
ADC1_CH1 GPIO1
ADC1_CH2 GPIO2
ADC1_CH3 GPIO3
AR
ADC1_CH4 MTMS
JTAG MTDI MTDI JTAG for software debugging
MTCK MTCK
MTMS MTMS
MTDO MTDO
UART U0RXD_in Any GPIO pins Two UART channels with hardware flow control
U0CTS_in
U0DSR_in
U0TXD_out
U0RTS_out
U0DTR_out
IN
U1RXD_in
IM
U1CTS_in
U1DSR_in
U1TXD_out
U1RTS_out
U1DTR_out
I2C I2CEXT0_SCL_in Any GPIO pins One I2C channel in slave or master mode
EL
I2CEXT0_SDA_in
I2CEXT0_SCL_out
I2CEXT0_SDA_out
LED PWM ledc_ls_sig_out0~5 Any GPIO pins Six independent PWM channels
SPI2 FSPICLK_in/_out_mux Any GPIO pins • Master mode and slave mode of SPI, Dual
FSPICS0_in/_out SPI, Quad SPI, and QPI
FSPICS1~5_out • Connection to external flash, RAM, and
PR
4 Electrical Characteristics
The values presented in this section are preliminary and may change with the final release of this
datasheet.
Y
Stresses beyond the absolute maximum ratings listed in the table below may cause permanent damage to the
device. These are stress ratings only, and do not refer to the functional operation of the device.
AR
Symbol Parameter Min Max Unit
VDDA3P3, VDDA, VDD3P3_RTC, Voltage applied to power supply pins
–0.3 3.6 V
VDD3P3_CPU per power domain
1
Ioutput Cumulative IO output current — 730 mA
TST ORE Storage temperature –40 150 °C
1
The chip worked properly after a 24-hour test in ambient temperature at 25 °C, and the IOs in two domains
IN
(VDD3P3_RTC, VDD3P3_CPU) output high logic level to ground.
Y
VIH_nRST Chip reset release voltage 0.75 × VDD — VDD + 0.3 V
1
VIL_nRST Chip reset voltage –0.3 — 0.25 × VDD V
1
VDD is the I/O voltage for a particular power domain of pins.
2
VOH and VOL are measured using high-impedance load.
AR
4.4 ADC Characteristics
Sampling rate
Wi-Fi off
—
IN
ADC connected to an external
100 nF capacitor; DC signal input;
ambient temperature at 25 °C;
–3
–9
— 100
3
9
LSB
LSB
kSPS 2
ATTEN0 0 1050 mV
IM
ATTEN1 0 1350 mV
Effective Range
ATTEN2 0 2000 mV
ATTEN3 0 3300 mV
1
To get better DNL results, you can sample multiple times and apply a filter, or calculate the average value.
2
kSPS means kilo samples-per-second.
EL
Note:
Current consumption measurements for RX 802.11g/n are not ready yet and will be published later.
Y
Deep-sleep Only RTC timer is powered on 5 µA
Power off CHIP_PU is set to low level, and the chip is powered off 1 µA
AR
Table 14: Current Consumption in Modemsleep Mode
Frequency Typ
Work mode (MHz) Description (mA)
WFI (Wait-for-Interrupt) 12.63
80
CPU run at full speed 15.01
Modem-sleep1
WFI (Wait-for-Interrupt) 13.81
120
2
IN
CPU run at full speed
When Wi-Fi is enabled, the chip switches between Active and Modem-sleep modes. Therefore, current
consumption changes accordingly.
In Modem-sleep mode, the CPU frequency changes automatically. The frequency depends on the CPU
17.39
Table 16: TX Power with Spectral Mask and EVM Meeting 802.11 Standards
Y
802.11g, 54 Mbps, @20 dBm — –26.5 –25
802.11n, HT20, MCS0, @21 dBm — –22.0 –5
802.11n, HT20, MCS7, @19 dBm — –29.5 –27
1
AR
SL stands for standard limit value.
802.11b, 11 Mbps — 35 —
Note:
Wi-Fi RF receiver performance for 802.11g/n are not ready yet and will be published later.
Y
4.7.1 Bluetooth LE RF Transmitter (TX) Specifications
AR
Table 22: Transmitter Characteristics Bluetooth LE 1 Mbps
Modulation characteristics
∆ f 1avg IN
Min ∆ f 2max (for at least
99.9% of all ∆ f 2max )
∆ f 2avg /∆ f 1avg
—
—
249.00
246.00
1.10
—
—
kHz
kHz
—
± 2 MHz offset — –32.00 — dBm
IM
In-band spurious emissions ± 3 MHz offset — –38.00 — dBm
± > 3 MHz offset — –41.00 — dBm
Y
— 0.70 — kHz
∆ f 1avg — 248.00 — kHz
Modulation characteristics Min ∆ f 1max (for at least
— 224.00 — kHz
99.9% of all∆ f 2max )
AR
± 2 MHz offset — –32.00 — dBm
In-band spurious emissions ± 3 MHz offset — –38.00 — dBm
± > 3 MHz offset — –41.00 — dBm
Y
2003 MHz ~ 2399 MHz — –30 — dBm
Out-of-band blocking performance
2484 MHz ~ 2997 MHz — –10 — dBm
3000 MHz ~ 12.75 GHz — –17 — dBm
AR
Intermodulation — — –31 — dBm
Y
F = F0 – 1 MHz — -5 — dB
F = F0 + 2 MHz — –35 — dB
F = F0 – 2 MHz — –34 — dB
Adjacent channel selectivity C/I
F = F0 + 3 MHz — –38 — dB
AR
F = F0 – 3 MHz — –37 — dB
F > F0 + 3 MHz — –41 — dB
F > F0 – 3 MHz — –45 — dB
Image frequency — — –41 — dB
F = Fimage + 1 MHz — –43 — dB
Adjacent channel to image frequency
F = Fimage – 1 MHz — –38 — dB
Parameter
Sensitivity @30.8% PER —
IN
Table 29: Receiver Characteristics Bluetooth LE 500 Kbps
Description Min
—
Typ
–102.5
Max
—
Unit
dBm
Maximum received signal @30.8% PER — — 8 — dBm
IM
Co-channel C/I F = F0 MHz — 4 — dB
F = F0 + 1 MHz — -6 — dB
F = F0 – 1 MHz — -5 — dB
F = F0 + 2 MHz — –29 — dB
F = F0 – 2 MHz — –32 — dB
Adjacent channel selectivity C/I
F = F0 + 3 MHz — –31 — dB
EL
F = F0 – 3 MHz — –36 — dB
F > F0 + 3 MHz — –34 — dB
F > F0 – 3 MHz — –33 — dB
Image frequency — — –34 — dB
F = Fimage + 1 MHz — –37 — dB
Adjacent channel to image frequency
F = Fimage – 1 MHz — –31 — dB
PR
5 Package Information
Y
AR
IN
IM
·
Note:
EL
• The pins of the chip are numbered in a clockwise direction from Pin 1 in the top view;
• For information about tape, reel, and product marking, please refer to Espressif Chip-Packing Information.
PR
Revision History
Y
AR
IN
IM
EL
PR
• Courses
• ESP-IDF Programming Guide
• Videos
• Espressif Product Ordering Information
Y
• Certificates Products
• Notification Subscription • SoCs
AR
• Modules
Sales and Technical Support
• DevKits
• Sales Questions
• Technical Inquiries
MustHave Resources
• APPs
Developer Zone
• ESP32 Forum
IN • Tools
• AT
IM
EL
PR
Authorized Distributor
Espressif:
ESP8684H2 ESP8684H4