0% found this document useful (0 votes)
54 views2 pages

ECE290

Uploaded by

Home Tv
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
54 views2 pages

ECE290

Uploaded by

Home Tv
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

ECE290:DIGITAL SYSTEM DESIGN USING VERILOG

L:0 T:0 P:2 Credits:1

Course Outcomes: Through this course students should be able to

CO1 :: Recall the combinational and sequential digital circuit using logic gates and flip flops

CO2 :: Understand the VLSI design flow, RTL modelling and coding concepts of verilog

CO3 :: Apply the test bench and perform verification of the digital system

CO4 :: Analyze verilog code for digital circuits and simulate to verify functionality

CO5 :: Assess verilog code to ensure functionality and adherence to design specifications

CO6 :: Design ,implement and optimize digital systems using verilog HDL

List of Practicals / Experiments:

Introduction of verilog programming with Cadence NCSIM


• Design and analysis of logic gates using verilog in Cadence NCSIM

Gate level & data flow modelling


• Develop RTL designs in verilog to implement adders & subtractors and verify their functionality using
Cadence NCSIM
• Develop RTL designs in verilog to implement decoder & encoder and verify their functionality using
Cadence NCSIM
• Develop RTL designs in verilog to implement multiplexer & demultiplexer and verify their functionality
using Cadence NCSIM
Behavioral modelling
• Develop RTL designs in verilog to implement flip flops and verify their functionality using Cadence
NCSIM
• Develop RTL designs in verilog to implement counters and verify their functionality using Cadence
NCSIM
• Develop RTL designs in verilog to implement 8-bit ALU and verify their functionality using Cadence
NCSIM
Switch level modelling
• Develop RTL designs in verilog to implement universal logic gate and verify their functionality using
Cadence NCSIM
Project implementation
• Design 8-bit adder cum subtractor using verilog and verify their functionality using Cadence NCSIM

• Design 8-bit fast adder using verilog and verify their functionality using Cadence NCSIM

• Design pseudo random pattern generator using LFSR using verilog and verify their functionality using
Cadence NCSIM
• Design traffic light controller using verilog and verify their functionality using Cadence NCSIM

• Design 4-bit multiplier using verilog and verify their functionality using Cadence NCSIM

• Design vending machine using verilog and verify their functionality using Cadence NCSIM

Text Books:
1. VERILOG HDL: A GUIDE TO DIGITAL DESIGN AND SYNTHESIS by SAMIR PALNITKAR,
PRENTICE HALL
References:
1. VERILOG DIGITAL SYSTEM DESIGN by ZAINALABEDIN NAVABI, Mc Graw Hill Education

2. DIGITAL DESIGN: WITH AN INTRODUCTION TO THE VERILOG HDL, VHDL, AND SYSTEM
VERILOG by M. MORRIS MANO, MICHAEL D. CILETTI, PEARSON

Session 2024-25 Page:1/2


Session 2024-25 Page:2/2

You might also like