AOZ2261NQI-11

28V/8A Synchronous EZBuckTM Regulator

General Description Features

The AOZ2261NQI-11 is a high-efficiency, easy-to-use  Wide input voltage range
DC/DC synchronous buck regulator that operates up to – 2.7V to 28V
28V. The device is capable of supplying 8A of continuous
 8A continuous output current
output current with an output voltage adjustable down to
0.6V ±1%.  Output voltage adjustable down to 0.6V (±1.0%)
 Low RDS(ON) internal NFETs
A proprietary constant on-time PWM control with input
– 28m high-side
feed-forward results in ultra-fast transient response while
maintaining relatively constant switching frequency over – 11m low-side
the entire input voltage range. The on time can be  Constant On-Time with input feed-forward
externally programmed up to 2.6µs.  Programmable on-time up to 2.6µs

The device features multiple protection functions such as  Selectable PFM light-load operation
VCC under-voltage lockout, cycle-by-cycle current limit,  Ceramic capacitor stable
output over-voltage protection, short-circuit protection,  Adjustable soft start
and thermal shutdown.
 Ripple reduction
The AOZ2261NQI-11 is available in a 4mm×4mm QFN-  Discharge Function
23L package and is rated over a -40°C to +85°C ambient  Power Good output
temperature range.  Integrated bootstrap diode
 Adjustable cycle-by-cycle current limit
 Short-circuit protection
 Over-voltage protection
 Thermal shutdown
 Thermally enhanced 4mm x 4mm QFN-23L package

Applications
 Portable computers
 Compact desktop PCs
 Servers
 Graphics cards
 Set-top boxes
 LCD TVs
 Cable modems
 Point-of-load DC/DC converters
 Telecom/Networking/Datacom equipment

Rev. 5.0 November 2024 www.aosmd.com Page 1 of 19

 AOZ2261NQI-11

Typical Application

RTON
INPUT
TON IN 2.7V to 28V

OCS C2
22µF
5V VCC ROCS
C5
R3 C4 0.1µF
100k 4.7µF AOZ2261NQI-11
BST

POWER GOOD PGOOD

OUTPUT
LX
L1 1.05V, 8A
OFF ON EN/DISCHG 1µH
R2

FB C3
MODE
88µF
R1
SS
AGND
CSS
PGND

POWER GROUND

ANALOG GROUND

Rev. 5.0 November 2024 www.aosmd.com Page 2 of 19

 AOZ2261NQI-11

Ordering Information
Part Number Ambient Temperature Range Package Environmental
AOZ2261NQI-11 -40°C to +85°C 23-Pin 4mm x 4mm QFN Green Product
AOS products are offered in packages with Pb-free plating and compliant to RoHS standards.
Please visit https://aosmd.com/sites/default/files/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration

OCS
VCC

BST
SS

LX
IN
22

21

20

19

18
23
PGOOD 1 17 LX

EN/DISCHG 2 16 LX

MODE 3 15 PGND
IN LX
AGND 4 14 PGND

FB 5 13 PGND

TON 6 12 PGND

11
10
7

9
8
IN

LX

LX
IN

IN

23-Pin 4mm x 4mm QFN

Top View

Rev. 5.0 November 2024 www.aosmd.com Page 3 of 19

 AOZ2261NQI-11

Pin Description
Pin Number Pin Name Pin Function
Power Good Signal Output. PGOOD is an open-drain output used to indicate the status
of the output voltage. It is internally pulled low when the output voltage is 15% lower than
1 PGOOD
the nominal regulation voltage or 50% higher than the nominal regulation voltage.
PGOOD is pulled low during soft-start and shut down.
Enable Input. The AOZ2261NQI-11 is enabled when EN is pulled high. The device shuts
down when EN is pulled low. Assert EN to high for power-up after IN and VCC are well
2 EN/DISCHG supplied. Power-off the device by EN off is suggested.
Set voltage level higher/lower than discharge threshold when PGOOD pull high to
enable/disable output discharge function.
PFM Selection Input. Connect MODE pin to VCC for forced PWM operation. Connect
3 MODE
MODE pin to ground for PFM operation to improve light load efficiency.
4 AGND Analog Ground.
Feedback Input. Adjust the output voltage with a resistive voltage-divider between the
5 FB
regulator’s output and AGND.
6 TON On-Time Setting Input. Connect a resistor between VIN and TON to set the on time.
7, 8, 9, 22 IN Supply Input. IN is the regulator input. All IN pins must be connected together.
12, 13, 14, 15 PGND Power Ground.
10, 11, 16, 17, 18 LX Switching Node.
Current limitation level setting pin. Connect a resistor between OCS and GND to set over
19 OCS
current protection level. No capacitor is allowed between OCS and AGND.
Bootstrap Capacitor Connection. The AOZ2261NQI-11 includes an internal bootstrap
20 BST diode. Connect an external capacitor between BST and LX as shown in the Typical
Application diagram.
Supply Input for analog functions. Bypass VCC to AGND with a 4.7µF~10µF ceramic
21 VCC
capacitor. Place the capacitor close to VCC pin.
Soft-Start Time Setting Pin. Connect a capacitor between SS and AGND to set the
23 SS
soft-start time.

Rev. 5.0 November 2024 www.aosmd.com Page 4 of 19

 AOZ2261NQI-11

Absolute Maximum Ratings Maximum Operating Ratings

Exceeding the Absolute Maximum Ratings may damage the The device is not guaranteed to operate beyond the
device. Maximum Operating Ratings.

Parameter Rating Parameter Rating

IN, TON to AGND -0.3V to 30V Supply Voltage (VIN) 2.7V to 28V
(1)
LX to AGND -1.0V to 30V Output Voltage Range 0.6V to 0.85*VIN
BST to AGND -0.3V to 36V Ambient Temperature (TA) -40°C to +85°C
SS, OCS, PGOOD, FB to AGND -0.3V to 6V Package Thermal Resistance
32°C/W
EN/DISCH, VCC, MODE to AGND -0.3V to 6V (θJA)

PGND to AGND -0.3V to +0.3V

Junction Temperature (TJ) +150°C
Storage Temperature (TS) -65°C to +150°C
ESD Rating(2) 2kV
Notes:
1. LX to PGND Transient (t<20ns) ------ -7V to VIN + 7V.
2. Devices are inherently ESD sensitive, handling precautions are
required. Human body model rating: 1.5k in series with 100pF.

Electrical Characteristics
TA = 25°C, VIN = 12V, VCC = 5V, EN = 5V, unless otherwise specified. Specifications in BOLD indicate a temperature range of
-40°C to +85°C.

Symbol Parameter Conditions Min. Typ. Max Units

VIN IN Supply Voltage 2.7 28 V
VCC rising 4.2 4.5 V
VUVLO Under-Voltage Lockout Threshold of VCC
VCC falling 3.2 3.9 V
Iq Quiescent Supply Current of VCC IOUT = 0A, VEN > 2V, PFM mode 350 µA
IOFF Shutdown Supply Current VEN = 0V 1 20 µA
VFB Feedback Voltage TA = 25°C 0.594 0.600 0.606 V
Load Regulation 0.5 %
Line Regulation 1 %
IFB FB Input Bias Current 200 nA
Enable/Discharge
Off threshold 0.5 V
VEN EN Input Threshold
On threshold 1.2 V
VEN_HYS EN Input Hysteresis 100 250 mV
VDIS Discharge Threshold When PGOOD from 0 to 1 1.5 V
MODE Control
PFM Mode threshold 0.5 V
VMODE MODE Input Threshold
Force PWM threshold 1.2 V
VMODEHYS MODE Input Hysteresis 100 mV
Modulator
TON On Time RTON = 100k, VIN = 12V 200 ns
TON_MIN Minimum On Time 100 ns
TON_MAX Maximum On Time 2.6 µs
TOFF_MIN Minimum Off Time 300 ns

Rev. 5.0 November 2024 www.aosmd.com Page 5 of 19

 AOZ2261NQI-11

Electrical Characteristics
TA = 25°C, VIN = 12V, VCC = 5V, EN = 5V, unless otherwise specified. Specifications in BOLD indicate a temperature range of
-40°C to +85°C.

Symbol Parameter Conditions Min. Typ. Max Units

Soft-Start
ISS_OUT SS Source Current VSS = 0V
7 11 15 µA
CSS = 0.001µF to 0.1µF
Power Good Signal
VPG_LOW PGOOD Low Voltage IOL = 1mA 0.5 V
PGOOD Leakage Current ±1 µA
VPGH PGOOD Threshold
FB rising 90 %
(Low Level to High Level)
VPGL PGOOD Threshold FB rising 150 %
(High Level to Low Level) FB falling 85 %
PGOOD Threshold Hysteresis 5 %
Under Voltage and Over Voltage Protection
VPL Under Voltage Threshold FB falling 50 %
TPL Under Voltage Delay Time 32 µs
VPH Over Voltage Threshold FB rising 150 %
Power Stage Output
RDS(ON) High-Side NFET On-Resistance VIN = 12V, VCC = 5V 28 m
High-Side NFET Leakage VEN = 0V, VLX = 0V 10 µA
RDS(ON) Low-Side NFET On-Resistance VLX = 12V, VCC = 5V 11 m
Low-Side NFET Leakage VEN = 0V 10 µA
Thermal Protection
TJ rising 150 °C
Thermal Shutdown Threshold
TJ falling 100 °C

Rev. 5.0 November 2024 www.aosmd.com Page 6 of 19

 AOZ2261NQI-11

Functional Block Diagram

BST IN PGood

VCC

DISCHARGE

EN/DIS UVLO
TOFF_MIN
Reference Q PG Logic
& Bias Error Comp Timer
0.6V
SS S
Q
ISENSE R
(AC) FB LX
FB Decode
ILIM Comp
Current ISENSE
OCS + Information
Processing ISENSE (AC)
LX

Vcc
TON
OTP Q
Timer
MODE

TON TON Light Load

Generator Comp Discharge
Pulse

Light Load ISENSE

Threshold
DIS_On
EN

PGND AGND

Rev. 5.0 November 2024 www.aosmd.com Page 7 of 19

 AOZ2261NQI-11

Typical Performance Characteristics

TA = 25°C, VIN = 19V, VOUT = 1V, fS = 450kHz, unless otherwise specified.

Normal Operation Load Transient 0A to 8A

ILX
(5A/div) ILX
(5A/div)

VO ripple
(50mV/div)
VO ripple
(50mV/div)
VLX
(10V/div)

5µs/div 2ms/div

Full Load Start-up Short Circuit Protection

VLX
(20V/div)
VLX
(20V/div)
EN
(5V/div)
ILX
ILX (10A/div)
(5A/div)

VO
(500mV/div) VO
(500mV/div)

1ms/div 50µs/div

Efficiency vs. Load Current

100
VOUT = 1V
90

80

70
Efficiency (%)

60

50

40
Vin = 6.5V
30
Vin = 12V
20
Vin = 19V
10 Vin = 24V
0
0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0
Output Current (A)

Rev. 5.0 November 2024 www.aosmd.com Page 8 of 19

 AOZ2261NQI-11

Detailed Description If CSS is 1nF, the soft-start time will be 120µs; if CSS is
3.6nF, the soft-start time will be 432µs.
The AOZ2261NQI-11 is a high-efficiency, easy-to-use,
synchronous buck regulator optimized for notebook
computers. The regulator is capable of supplying 8A of VOUT

continuous output current with an output voltage

adjustable down to 0.6V. The programmable on-time
from 100ns to 2.6µs enables optimizing the configuration VCC Level
for PCB area and efficiency. VSS

1.2V
The input voltage of AOZ2261NQI-11 can be as low as
2.7V. The highest input voltage of AOZ2261NQI-11 can
be 28V. Constant on-time PWM with input feed-forward
control scheme results in ultra-fast transient response VEN
while maintaining relatively constant switching frequency
over the entire input range. True AC current mode control
PGOOD
scheme guarantees the regulator can be stable with
ceramics output capacitor. The switching frequency can TSS
be externally programmed. Protection features include
VCC under-voltage lockout, current limit, output over
Figure 1. Soft-Start Sequence of AOZ2261NQI-11
voltage and under voltage protection, short-circuit
protection, and thermal shutdown. Enable and Discharge Function
The AOZ2261NQI-11 is available in 23-pin 4mm×4mm AOZ2261NQI-11 pin 2 is a multi-function pin, which
QFN package. combines enable and discharge function together.
Discharge function on/off is determined by the voltage
Enable and Soft Start level on this pin at PGOOD rising edge. Figure 2
illustrates how to activate discharge function. Once
The AOZ2261NQI-11 has external soft start feature to
PGOOD signal rises up, AOZ2261NQI-11 detects the
limit in-rush current and ensure the output voltage ramps
voltage on EN/DIS pin. Discharge function will be
up smoothly to regulate voltage. A soft start process
activated (Dis_on set to 1) only if EN/DIS pin voltage is
begins when VCC rises to 4.5V and voltage on EN pin is
under discharge threshold at that moment. Dis_on keeps
HIGH. An internal current source charges the external
high until next PGOOD rising edge and will be
soft-start capacitor; the FB voltage follows the voltage of
overwritten. Discharge function won’t be activated
soft-start pin (VSS) when it is lower than 0.6V. When VSS
(Dis_on set to 0) if EN/DIS pin voltage is over discharge
is higher than 0.6V, the FB voltage is regulated by
threshold at PGOOD rising edge. Dis_on keeps low until
internal precise band-gap voltage (0.6V). When VSS is
next PGOOD rising edge and will be overwritten.
higher than 1.2V, the PGOOD signal is high. The soft-
start time for PGOOD can be calculated by the following AOZ2261NQI-11 enters discharge mode if Dis_on signal
formula: is high when EN/DIS pin voltage is lower than EN off
threshold. Discharge MOSFET is always turn-on during
TSS(µs) = 120 x CSS(nF)
discharge mode. At the mean while, low-side MOSFET
turns on and off to quickly discharge output voltage. All
protection and COT are disabled during discharge mode.
Discharge mode operation ended when FB voltage is
under 40mV.

Rev. 5.0 November 2024 www.aosmd.com Page 9 of 19

 AOZ2261NQI-11

Discharge threshold
= 1.5V
EN/DIS EN on threshold = 1.2V
EN off threshold = 0.5V

PGOOD

Dis_on

No PGOOD No PGOOD
Discharge One shot, Discharge One shot,
Discharge Discharge
mode mode not
Mode keep Mode keep
activated activated
activated disabled

Figure 2. AOZ2261NQI-11 Discharge Function On/Off Setting

Constant-On-Time PWM Control with Input Feed The internal circuit of AOZ2261NQI-11 sets the on-time
Forward of high-side switch inversely proportional to the IN.
The control algorithm of AOZ2261NQI-11 is constant-on-
time PWM Control with input feed-forward.
RTON( kΩ )
TON v (1)
VIN (V)
The simplified control schematic is shown in Figure. 3.
The high-side switch on-time is determined solely by a
one-shot whose pulse width can be programmed by one To achieve the flux balance of inductor, the buck
external resistor and is inversely proportional to input converter has the equation:
voltage (IN). The one-shot is triggered when the internal VOUT
0.6V is higher than the combined information of FB FSW (2)
voltage and the AC current information of inductor, which
VIN × T ON
is processed and obtained through the sensed lower-side
MOSFET current once it turns-on. The added AC current Once the product of VIN x TON is constant, the switching
information can help the stability of constant-on time frequency keeps constant and is independent with input
control even with pure ceramic output capacitors, which voltage.
have very low ESR. The AC current information has no
DC offset, which does not cause offset with output load An external resistor between the IN and TON pin sets the
change, which is fundamentally different from other V2 switching on-time according to the following equation:
constant-on time control schemes.
RTON( kΩ )
IN
TON( ns) × 25 (3)
VIN (V)
FB Voltage/
AC Current Information
–
Then, the switching frequency can be estimated by:
PWM Programmable
Comp
One-Shot VOUT 6 VOUT 4
+ 0.6V FSW ( kHz) = × 10 × 4 × 10 (4)
VIN* T ON( ns ) RTON (kΩ)

Figure 3. Simplified Control Schematic of AOZ2261NQI-11 If VOUT is 1.05V, VIN is 19V, and set FS = 500kHz.
According to equation 3, TON = 110ns is needed. Finally,
The constant-on-time PWM control architecture is a use the TON to RTON curve, we can find out RTON is
pseudo-fixed frequency with input voltage feed-forward. 84k.

Rev. 5.0 November 2024 www.aosmd.com Page 10 of 19

 AOZ2261NQI-11

This algorithm results in a nearly constant switching threshold will be. Section Current-Limit Protection
frequency despite the lack of a fixed-frequency clock describes the action when over current condition
generator. happens.

True Current Mode Control

The constant-on-time control scheme is intrinsically
unstable if output capacitor’s ESR is not large enough as I REF
an effective current-sense resistor. Ceramic capacitors
usually can not be used as output capacitor. OCS
OCL signal
The AOZ2261NQI-11 senses the low-side MOSFET
ROCS
current and processes it into DC current and AC current
information using AOS proprietary technique. The AC LX = -IL x RDS(ON)
current information is decoded and added on the FB pin
on phase. With AC current information, the stability of GND

constant-on-time control is significantly improved even OCL level 
ROCS

without the help of output capacitor’s ESR; and thus the
pure ceramic capacitor solution can be applied. The pure
Figure 4. Illustration of Current Limit Setting
ceramic capacitor solution can significantly reduce the
output ripple (no ESR caused overshoot and undershoot) Output Voltage Under-Voltage Protection
and less board area design.
If the output voltage is lower than 50% by over-current or
Current-Limit Protection short circuit, AOZ2261NQI-11 will wait for 32µs (typical)
and turns-off both high-side and low-side MOSFETs and
The AOZ2261NQI-11 has the current-limit protection by
latches off. Only when triggered, the enable can restart
using RDS(ON) of the low-side MOSFET to be as current
the AOZ2261NQI-11 again.
sensing. To detect real current information, a minimum
constant off (300ns typical) is implemented after a Output Voltage Over-Voltage Protection
constant on time. If the current exceeds the current-limit
The threshold of OVP is set 50% higher than 0.6V. When
threshold, the PWM controller is not allowed to initiate a
the VFB voltage exceeds the OVP threshold, high-side
new cycle. The actual peak current is greater than the
MOSFET is turn-off and low-side MOSFETs is turn-on
current-limit threshold by an amount equal to the inductor
1µs, then latch-off.
ripple current. Therefore, the exact current-limit
characteristic and maximum load capability are a Power Good Output
function of the inductor value and input and output
voltages. The current limit will keep the low-side The power good (PGOOD) output, which is an open
MOSFET on and will not allow another high-side on-time, drain output, requires the pull-up resistor. When the
until the current in the low-side MOSFET reduces below output voltage is 15% below the nominal regulation
the current limit. voltage, the PGOOD is pulled low. When the output
voltage is 50% higher than the nominal regulation
Current-Limit Setting voltage, the PGOOD is also pull low.
The current-limit threshold mentioned in last paragraph When combined with the under-voltage-protection circuit,
can be set by connecting a resistor between OCS pin this current limit method is effective in almost every
and ground. The value of the current limit resistor (ROCS) circumstance.
can be calculated according to the equation below. And
the value of ROCS is need higher than 18k. A capacitor Ripple Reduction
from OCS pin to ground would impact the current limit
When switching frequency is down to half of setting
accuracy and is not allowed.
during PFM, AOZ2261NQI-11 actively reduces on-time
pulse width to reduce inductor current ripple and output
IL_LIMIT(A) = 0.808*ROCS(kΩ) - 1.616 (5) voltage ripple. Ripple reduction not only reduces half of
voltage ripple but also decreases the chance of acoustic
As shown in Figure 4, once the magnitude of switch node noise under light load.
voltage VLX is larger than VOCS, over current signal is
triggered. The larger ROCS is, the higher over current

Rev. 5.0 November 2024 www.aosmd.com Page 11 of 19

 AOZ2261NQI-11

Application Information For reliable operation and best performance, the input
capacitors must have current rating higher than ICIN-RMS
The basic AOZ2261NQI-11 application circuit is shown in
at worst operating conditions. Ceramic capacitors are
page 2. Component selection is explained below.
preferred for input capacitors because of their low ESR
Input Capacitor and high ripple current rating. Depending on the
application circuits, other low ESR tantalum capacitor or
The input capacitor must be connected to the IN pins and aluminum electrolytic capacitor may also be used. When
PGND pin of the AOZ2261NQI-11 to maintain steady selecting ceramic capacitors, X5R or X7R type dielectric
input voltage and filter out the pulsing input current. A ceramic capacitors are preferred for their better
small decoupling capacitor, usually 4.7µF, should be temperature and voltage characteristics. Note that the
connected to the VCC pin and AGND pin for stable ripple current rating from capacitor manufactures is
operation of the AOZ2261NQI-11. The voltage rating of
based on certain amount of life time. Further de-rating
input capacitor must be greater than maximum input
may be necessary for practical design requirement.
voltage plus ripple voltage.
Inductor
The input ripple voltage can be approximated by
equation below: The inductor is used to supply constant current to output
when it is driven by a switching voltage. For given input
IOUT VOUT VOUT and output voltage, inductance and switching frequency
VIN = ----------------- 1 – --------- --------- (6) together decide the inductor ripple current, which is:
f CIN VIN VIN
∆ IL = V
--------
OUT VOUT
1 – --------- (9)
Since the input current is discontinuous in a buck f L VIN
converter, the current stress on the input capacitor is
another concern when selecting the capacitor. For a buck
circuit, the RMS value of input capacitor current can be The peak inductor current is:
calculated by: I
I Lpeak = IOUT + -------L- (10)
VOUT VOUT 2
ICIN_RMS = IOUT --------- 1 – --------- (7)
High inductance gives low inductor ripple current but
VIN VIN
requires larger size inductor to avoid saturation. Low
ripple current reduces inductor core losses. It also
if let m equal the conversion ratio: reduces RMS current through inductor and switches,
which results in less conduction loss. Usually, peak to
VOUT peak ripple current on inductor is designed to be 30% to
--------- = m (8)
50% of output current.
VIN
When selecting the inductor, make sure it is able to
The relation between the input capacitor RMS current handle the peak current without saturation even at the
and voltage conversion ratio is calculated and shown in highest operating temperature.
Figure 5. It can be seen that when VO is half of VIN, CIN is
under the worst current stress. The worst current stress The inductor takes the highest current in a buck circuit.
on CIN is 0.5 x IO. The conduction loss on inductor needs to be checked for
thermal and efficiency requirements.
0.5
Surface mount inductors in different shape and styles are
0.4 available from Coilcraft, Elytone and Murata. Shielded
inductors are small and radiate less EMI noise. But they
ICIN_RMS(m) 0.3 cost more than unshielded inductors. The choice
IO depends on EMI requirement, price and size.
0.2
Output Capacitor
0.1
The output capacitor is selected based on the DC output
0
voltage rating, output ripple voltage specification and
0 0.5 1 ripple current rating.
m
Figure 5. ICIN vs. Voltage Conversion Ratio

Rev. 5.0 November 2024 www.aosmd.com Page 12 of 19

 AOZ2261NQI-11

The selected output capacitor must have a higher rated Power MOSFET SOA Curve
voltage specification than the maximum desired output AOZ2261NQI-11 integrates AOS’ state of the art Trench
voltage including ripple. De-rating needs to be MOSFETs. Robust SOA ensures reliable operation in
considered for long term reliability. high performance buck regulator applications.
Output ripple voltage specification is another important
factor for selecting the output capacitor. In a buck con-
verter circuit, output ripple voltage is determined by
inductor value, switching frequency, output capacitor
value, and ESR. It can be calculated by the equation
below;

1
VOUT = IL ESR C + ------------------------- (11)
O 8 f CO

where CO is output capacitor value and ESRCO is the

Equivalent Series Resistor of output capacitor.
When a low ESR ceramic capacitor is used as output
capacitor, the impedance of the capacitor at the
switching frequency dominates. Output ripple is mainly
caused by capacitor value and inductor ripple current.
The output ripple voltage calculation can be simplified to:

1 Figure 6. High-side MOSFET SOA Curve

VOUT = IL ------------------------- (12)
8 f CO

If the impedance of ESR at switching frequency

dominates, the output ripple voltage is mainly decided by
capacitor ESR and inductor ripple current. The output
ripple voltage calculation can be further simplified to:

VOUT = IL ESR C (13)

O

For lower output ripple voltage across the entire

operating temperature range, X5R or X7R dielectric type
of ceramic, or other low ESR tantalum are recommended
to be used as output capacitors.

In a buck converter, output capacitor current is

continuous. The RMS current of output capacitor is
decided by the peak to peak inductor ripple current.
It can be calculated by:
IL Figure 7. Low-side MOSFET SOA Curve
I CO_RMS = ---------- (14)
12
Usually, the ripple current rating of the output capacitor is
a smaller issue because of the low current stress. When
the buck inductor is selected to be very small and
inductor ripple current is high, the output capacitor could
be overstressed.

Rev. 5.0 November 2024 www.aosmd.com Page 13 of 19

 AOZ2261NQI-11

Power Good Resistor 3. Driving capability of post devices

The selection of the power good resistor involves a trade- The higher PG resistor, the lower driving current from PG
off among the following considerations: to post device. In order to ensure the post device can be
properly driven, it is recommended users check the input
1. Hard-switching noise impedance of post device and include it in the PG
When the PG high conditions are satisfied, the MOSFET resistor calculation.
will be turned off, allowing the PG signal to be pulled
high. The voltage/current level on the PG MOSFET VCC Rin_eq=(Rin1//Rin2//Rin3//…)
changes suddenly in a short time, causing switching
noise to be generated on the ground of the PG MOSFET, Converter IC RPG
which can influence the Vgs of the PG MOSFET and
cause PG glitch problems. To prevent this issue, the PG U1
Rin1
resistor should not be selected too low. In general
condition, a lowest 100kΩ resistance is recommended to
reduce the switching noise to be ignorable. Roff > 5Mohm
U2
Rin2

VCC
U3
IC Inside PG Rin3
Resistor

...
PG
Ciss, Coss Post devices

Figure 9. Input Impedances of Post Devices

PG Control
RLC
for Power Good
Logic
resonant
Considering the above factors, AOS recommends a
Switching lowest PG resistor value of 100kΩ. This value can be
noise used for the vast majority of application designs;
AGND however, users may adjust it based on the
Parasic components (R, L) aforementioned considerations and specific application
from the package and the PCB requirements. A PG resistor calculation formula is shown
as below:
Figure 8. Switching Noise of PG MOSFET

2. Voltage threshold of post device VCC – Vth_H

100kΩ < RPG < ----
- ---- × (5MΩ // Rin_eq) (15)
In most applications, the PG is used to enable post Vth_H
devices. The PG high voltage must be higher than the
enable threshold of the post device, and the PG low Where the Vth_H is the highest enable threshold of post
voltage must be lower than the disable threshold of the devices.
post device. The off resistance of the PG MOSFET is
guaranteed to be higher than 5MΩ.

Rev. 5.0 November 2024 www.aosmd.com Page 14 of 19

 AOZ2261NQI-11

Thermal Management and Layout The power dissipation of inductor can be approximately
Consideration calculated by DCR of inductor and output current.
In the AOZ2261NQI-11 buck regulator circuit, high
pulsing current flows through two circuit loops. The first Pinductor_loss = IOUT2 u Rinductor u 1.1 (17)
loop starts from the input capacitors, to the VIN pin, to
the LX pins, to the filter inductor, to the output capacitor
The actual junction temperature can be calculated with
and load, and then return to the input capacitor through
power dissipation in the AOZ2261NQI-11 and thermal
ground. Current flows in the first loop when the high side
impedance from junction to ambient.
switch is on. The second loop starts from inductor, to the
output capacitors and load, to the low side switch.
Current flows in the second loop when the low side Tjunction = (Ptotal_loss  Ptotal_loss) u θJA + TA (18)
switch is on.

In PCB layout, minimizing the two loops area reduces the The maximum junction temperature of AOZ2261NQI-11
noise of this circuit and improves efficiency. A ground is 150ºC, which limits the maximum load current
plane is strongly recommended to connect input capability.
capacitor, output capacitor, and PGND pin of the
AOZ2261NQI-11. The thermal performance of the AOZ2261NQI-11 is
strongly affected by the PCB layout. Extra care should be
In the AOZ2261NQI-11 buck regulator circuit, the major taken by users during design process to ensure that the
power dissipating components are the AOZ2261NQI-11 IC will operate under the recommended environmental
and the output inductor. The total power dissipation of conditions.
converter circuit can be measured by input power minus
output power.

Ptotal_loss = VIN u IIN – VOUT u IOUT (16)

Rev. 5.0 November 2024 www.aosmd.com Page 15 of 19

 AOZ2261NQI-11

Layout Considerations 5. Voltage divider R1 and R2 should be placed as close

as possible to FB and AGND.
Several layout tips are listed below for the best electric
6. RTON should be connected as close as possible to
and thermal performance.
Pin 6 (TON pin).
1. The LX pins and pad are connected to internal low 7. A ground plane is preferred.
side switch drain. They are low resistance thermal 8. Keep sensitive signal traces such as feedback trace
conduction path and most noisy switching node. far away from the LX pins.
Connect a large copper plane to LX pin to help
thermal dissipation. 9. Pour copper plane on all unused board area and
connect it to stable DC nodes, like VIN, GND or
2. The IN pins and pad are connected to internal high VOUT.
side switch drain. They are also low resistance
thermal conduction path. Connect a large copper The current limit resistor (ROCS) should be connected as
plane to IN pins to help thermal dissipation. close as possible to Pin 19 (OCS). Place three GND vias to
connect to inner ground layer. Keep distance between Rocs
3. Input capacitors should be connected to the IN pin and Lx plane.
and the PGND pin as close as possible to reduce the
switching spikes.
4. Decoupling capacitor CVCC should be connected to
VCC and AGND as close as possible.

AGND

VOUT PGOOD
MODE
AGND
TON

EN
FB

GND
6

IN 7 23 SS
IN

IN 8 22 IN

IN 9 21 VCC
VIN
20 BST GND

LX 10 19 OCS
LX

LX 11 18 LX
12 PGND

13 PGND

14 PGND

15 PGND

16 LX

17 LX

PGND

VOUT

Rev. 5.0 November 2024 www.aosmd.com Page 16 of 19

 AOZ2261NQI-11

Package Dimensions, QFN4x4B-23L

Rev. 5.0 November 2024 www.aosmd.com Page 17 of 19

 AOZ2261NQI-11

Tape and Reel Dimensions, QFN4x4B-23L

Rev. 5.0 November 2024 www.aosmd.com Page 18 of 19

 AOZ2261NQI-11

Part Marking

AOZ2261NQI-11
(QFN 4x4)

ALNB
Part Number Code
YWLT

Year & Week Code Assembly Lot Code

LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega
Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves
the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate
suitability of the product for their intended application. Customer shall comply with applicable legal requirements,
including all applicable export control rules, regulations and limitations.

AOS's products are provided subject to AOS's terms and conditions of sale which are set forth at:
http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL
COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.
As used herein:

1. Life support devices or systems are devices or 2. A critical component in any component of a life
systems which, (a) are intended for surgical implant into support, device, or system whose failure to perform can
the body or (b) support or sustain life, and (c) whose be reasonably expected to cause the failure of the life
failure to perform when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can be effectiveness.
reasonably expected to result in a significant injury of
the user.

Rev. 5.0 November 2024 www.aosmd.com Page 19 of 19

 Document No. PD-03888
ALPHA & OMEGA Version A
SEMICONDUCTOR Title AOZ2261NQI-11 Marking Description

QFN4x4 Power IC PACKAGE MARKING DESCRIPTION

Green product

NOTE:
LOGO - AOS Logo
ALNB - Part number code
Y - Year code
W - Week code
L&T - Assembly lot code

PART NO. DESCRIPTION CODE

AOZ2261NQI-11 Green product ALNB
 Document No. PO-00214

Version I

QFN4x4B_23L_EP2_S PACKAGE OUTLINE

D D2 D3

L1
PIN#1 DOT
BY MARKING
C0.25

L
e
E

E3
E1
E2

b
L4 L3

L2
TOP VIEW D1 D1

A1
A2

BOTTOM VIEW
A

SIDE VIEW

RECOMMENDED LAND PATTERN

0.01
0.37
0.25 0.50
0.45

0.25
0.22

DIM. IN MM DIM. IN INCH

Option 1 1.08
SYMBOLS
MIN. NOM. MAX. MIN. NOM. MAX.
A 0.800 0.900 1.000 0.031 0.035 0.039
1.38
1.08

A1 0.000 ----- 0.050 0.000 ----- 0.002

2.75

A2 0.2REF 0.008REF
3.10

3.10

1.33
3.43

E 3.900 4.000 4.100 0.154 0.157 0.161

E1 2.950 3.050 3.150 0.116 0.120 0.124
0.27 0.27 E2 1.650 1.750 1.850 0.065 0.069 0.073
E3 2.950 3.050 3.150 0.116 0.120 0.124
0.045 0.37
0.25 D 3.900 4.000 4.100 0.154 0.157 0.161
0.75
0.75
0.95
D1 0.650 0.750 0.850 0.026 0.030 0.034
1.34
3.65 D2 0.850 0.950 1.050 0.033 0.037 0.041
0.01 D3 1.240 1.340 1.440 0.049 0.053 0.057
0.37
0.25 0.50 L 0.350 0.400 0.450 0.014 0.016 0.018
0.45

0.25
0.22

L1 0.570 0.620 0.670 0.022 0.024 0.026

Option 2 L2 0.230 0.280 0.330 0.009 0.011 0.013
1.08
L3 0.570 0.620 0.670 0.022 0.024 0.026
1.38

L4 0.300 0.350 0.400 0.012 0.014 0.016

1.08

b 0.200 0.250 0.300 0.008 0.010 0.012

2.75
3.10

3.10

1.33
3.43

e 0.50BSC 0.020BSC
1.75

0.27 0.27

0.045 0.37
0.25 0.75
0.75
0.95
1.34
3.65
UNIT: mm
NOTE
1. CONTROLLING DIMENSION IS MILLIMETER.
CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
2. TOLERANCE :±0.05 UNLESS OTHERWISE SPECIFIED.
3. RADIUS ON ALL CORNER ARE 0.152 MAX., UNLESS OTHERWISE SPECIFIED.
4. PACKAGE WARPAGE: 0.012 MAX.
5. NO ANY PLASTIC FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.
6. PAD PLANARITY: ±0.102
7. CRACK BETWEEN PLASTIC BODY AND LEAD IS NOT ALLOWED.
 QFN4x4 Tape and Reel Data

QFN4x4 Carrier Tape P1

D1

P2
T

E1
E2

E
CL
B0

K0
P0 D0 A0 FEEDING DIRECTION

UNIT: MM

PACKAGE A0 B0 K0 D0 D1 E E1 E2 P0 P1 P2 T
QFN4x4 4.35 4.35 1.10 1.50 1.50 12.0 1.75 5.50 8.00 4.00 2.00 0.30
+0.1
(12 mm) ±0.10 ±0.10 ±0.10 MIN. -0.0 ±0.3 ±0.10 ±0.05 ±0.10 ±0.10 ±0.05 ±0.05

QFN4x4 Reel
W1

G
N
M

K
V

W
UNIT: MM

TAPE SIZE REEL SIZE M N W W1 H K S G R V

12 mm Ø330 Ø330.0 Ø79.0 12.4 17.0 Ø13.0 10.5 2.0 --- --- ---
±2.0 ±1.0 +2.0
-0.0
+2.6
-1.2
±0.5 ±0.2 ±0.5

QFN4x4 Tape
Leader / Trailer
& Orientation
LOGO

LOGO

Normal
ABCDEF

ABCDEF

ABCDEF
ABCDEF

ABCDEF

ABCDEF

Unit Per Reel:

3000pcs
TRAILER TAPE COMPONENTS TAPE LEADER TAPE
300 mm MIN. OR ORIENTATION IN POCKET 500 mm MIN. OR
60 EMPTY POCKETS 70 EMPTY POCKETS
 QFN4x4 Tape and Reel Data

Leader / Trailer
& Orientation
LOGO LOGO LOGO
Special ABCDEF ABC ABCDEF
ABCDEF ABC ABCDEF

Unit Per Reel:

3000pcs

TRAILER TAPE COMPONENTS TAPE LEADER TAPE

300 mm MIN. OR ORIENTATION IN POCKET 500 mm MIN. OR
60 EMPTY POCKETS 70 EMPTY POCKETS

Powered by TCPDF (www.tcpdf.org)